Intel® FPGA Academic Program

Featured Events

Observe Intel technology demonstrations, attend hands-on workshops, meet with technical experts, and find academic materials, development kits, and more at upcoming conferences.

Give Feedback

Product and Performance Information

¹

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

<script>var isTargetEnabled =false;</script>

<script type="text/javascript">
    var cq_tms = {
        wa_emtcontenttype: "emtcontenttype:webpage/landingpage",
        wa_emttechnology: "emttechnology:inteltechnologies/intelfpgatechnologies",
        wa_emtsubject: "emtsubject:education/technologyresearch,emtsubject:education",
        
        wa_industry_type: "",
        wa_partner_prog: "",
        wa_subject: "emtsubject:education,emtsubject:education/technologyresearch",
        wa_biz_size: "",
        wa_emt_org: "",
        wa_emt_intel: "",
        wa_partner_type: "",
        wa_programidentifier: "idz",
        wa_location: "us",
        wa_language: "en",
        wa_english_title: "Intel® FPGA Academic Program",
        wa_content_type: "landingpage",
        wa_intel_platform: "",
        wa_applications: "",
        wa_local: "en_US",
        wa_intel_technology: "emttechnology:inteltechnologies/intelfpgatechnologies",
        wa_system_type: "",
        wa_product_name: "",
        wa_audience: "emtaudience:business/btssbusinesstechnologysolutionspecialist/softwaredeveloper",
        wa_life_cycle: "",
        wa_cq_url: "/content/www/us/en/develop/topics/fpga-academic.html",
        wa_page_type_micro: "mf-hub",
        wa_env: "prd",
        wa_cq_pub_env: "publish",
        wa_transl_status: "",
        wa_product_id: "",
        wa_software: "",
        wa_reference_design: "",
        wa_codename: "",
        wa_created_date: "1588366282798",
        wa_modifed_date: "1596845070732",
        wa_off_time: "1609459200000",
        wa_ownedby: "",
        wa_managedby: "",
        wa_idz_nid : "",
        wa_event_type: "",
        wa_idz_custom_tags: "",
        wa_programming_language: "",
        wa_skill_level: "",
        wa_solution: "",
        wa_product_formFactor: "",
        wa_operating_system: "",
        wa_marketing_products: "",
        wa_ssg_third_party_prod_sys_sol: "",
        
        wa_secondary_content_type: ""
    };
    
    
    
    cq_tms.wa_tms_sync_load = "deferred";
    
</script>

<script type="text/javascript" src="/content/dam/www/global/wap/tms.sync.js" async></script>

<link rel="stylesheet" href="/etc.clientlibs/settings/wcm/designs/ver/6.8.1333/intel/clientlibs/pages/commons-page.min.css" type="text/css"><script src="/etc.clientlibs/settings/wcm/designs/ver/6.8.1333/intel/clientlibs/pages/commons-page.min.js" defer></script>

<link rel="stylesheet" href="/etc.clientlibs/settings/wcm/designs/ver/6.8.1333/intel/clientlibs/pages/contact-us.min.css" type="text/css">

<script>!function(){var e=setInterval(function(){"undefined"!=typeof $CQ&&($CQ(function(){CQ_Analytics.SegmentMgr.loadSegments("/etc/segmentation"),CQ_Analytics.ClientContextUtils.init("/etc/clientcontext/intel",window.location.pathname.substr(0,window.location.pathname.indexOf(".")))}),clearInterval(e))},100)}();</script>

<link rel="stylesheet" type="text/css" href="/etc.clientlibs/settings/wcm/designs/intel/us/en/css/resources/css/intel.rwd.override.css"/>