Memory Access 101

Overview

This video provides a simplified explanation of how RAM, cache, and vector registers interact, how memory access patterns affect their behavior, and how they in turn affect the performance of programs.

This video is intended as a supplement to Stride and Memory Access Patterns.

Resources

Download Video[MP4 13.7MB]

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804