In the previous episodes, we talked about the first generation of the Intel® Many Integrated Core Architecture (Intel® MIC Architecture) based on the Knights Corner chip. In this video, we will discuss the next generation MIC architecture, based on a chip codenamed Knight’s Landing or KNL, for short.
Videos Within This Chapter:
Part 1: Purpose of the Intel® MIC Architecture
Part 2: Intel® MIC Architecture Details
Part 3: Vector Instruction Support
Part 4: Software Tools for Intel® Xeon Phi™ Processors and Coprocessors
Part 5: Will My Application Benefit from the Intel® MIC Architecture?
Part 6: Intel® Xeon Phi™ Processors: The Next Manycore Architecture
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804