In this episode, we will look at how to overlap communication of data with computation on the coprocessor and CPU at the same time in the explicit offload model. For that, we will use functionality called an asynchronous offload.
Videos Within This Chapter:
Part 1: Overview of Programming Options
Part 2: Native Coprocessor Applications
Part 3: Native MPI Applications
Part 4: Explicit Offload Programming Model
Part 5: Additional Offload Controls
Part 6: Shared Virtual Memory
Part 7: Asynchronous Offload
Part 8: Heterogeneous Programming with Coprocessors using MPI
Part 9: File I/O in MPI Applications on Coprocessors
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804