We will talk about race conditions, synchronization between OpenMP threads, using critical and atomic pragmas.
Videos Within This Chapter:
Part 1: SIMD Parallelism and Intrinsics
Part 2: Automatic Vectorization and Array Notation
Part 3: Vector Dependence, Pointer Disambiguation and SIMD-Enabled Functions
Part 4: Thread Parallelism and OpenMP*
Part 5: Parallel Loops, Private and Shared Variables, Scheduling
Part 6: Fork-Join Model OpenMP* Tasks
Part 7: Race Conditions and Mutexes
Part 8: Parallel Reduction
Part 9: Distributed-memory Parallelism and MPI
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804