Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Ankündigungen
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
Thema / Thema-Starterabsteigend sortieren Beitragsdatum Antworten Letzter Beitrag
Normales Thema Intel® 5 Series HM55 chipset Power-Up questions
von Lior M.
Do, 02/10/2014 - 00:42 2
von Lior M.
So, 05/10/2014 - 01:10
Normales Thema Intel® Memory Latency Checker v2 with buffer option
von Steffen Zeuch
Mi, 04/03/2015 - 06:45 4
von Steffen Zeuch
Do, 05/03/2015 - 06:06
Normales Thema Intel® VTune™ Amplifier XE for Linux
von thangam@cmmacs....
Mi, 16/04/2014 - 05:29 2
von Tim Prince
Mi, 16/04/2014 - 07:03
Normales Thema Internal Energy unit in PCM
von Lu L.
Mo, 16/12/2013 - 01:14 1
von Roman Dementiev...
Mo, 16/12/2013 - 01:16
Normales Thema Interpreting READ / WRITE from PCM
von Kyle Brandt
Mi, 11/04/2012 - 11:51 1
von Patrick Fay (Intel)
Mi, 11/04/2012 - 12:41
Heißes Thema interrupt coalescing in Xeon processors
von zhengda1936
Mo, 03/06/2013 - 12:53 18
von iliyapolak
Fr, 14/06/2013 - 08:22
Normales Thema Invalid Core Cycle Count
von Samuel M.
Do, 19/09/2013 - 15:37 4
von Samuel M.
Di, 15/10/2013 - 13:30
Normales Thema IPSec Offload no controlador 82576GB
von Rodrigo Leal
Fr, 14/03/2014 - 07:29 3
von iliyapolak
Sa, 23/08/2014 - 05:25
Normales Thema Is a "Y2K38 disaster" looming? Issues with a 'time_t' type
von Sergey Kostrov
Sa, 09/06/2012 - 15:51 1
von Steve Lionel (Intel)
Sa, 09/06/2012 - 16:32
Heißes Thema Is it possible to access RAM directly while the memory is cached?
von le g.
Di, 20/08/2013 - 05:51 17
von le g.
Di, 03/09/2013 - 02:12
Normales Thema Is it possible to use RAPL interfaces on Xeon E3 1200 (v2, v3) processors?
von jaeyoung j.
Do, 21/11/2013 - 02:20 1
von Patrick Fay (Intel)
Do, 21/11/2013 - 07:37
Normales Thema Is stall cycles all for memory access?
von Shouvik B.
Mo, 01/10/2012 - 17:20 3
von Shouvik B.
Do, 04/10/2012 - 16:52
Normales Thema Is there an interaction between P-states and C1 state?
von John D. McCalpin
Mi, 19/03/2014 - 10:31 1
von John D. McCalpin
Di, 15/07/2014 - 14:14
Normales Thema Is there any events for monitoring SIMD integer operations in E5 chip
von Chenjie Y.
Fr, 23/08/2013 - 05:01 2
von Chenjie Y.
Mo, 26/08/2013 - 01:56
Normales Thema Is there any PCM version that supports Haswell and Haswell EP?
von drMikeT
Di, 02/09/2014 - 13:21 8
von Roman Dementiev...
Fr, 12/09/2014 - 07:03
Normales Thema Is there any way to detect the Intel RST is running or mSATA existence?
von Iverson T.
Mi, 19/11/2014 - 01:32 3
von iliyapolak
Mo, 24/11/2014 - 11:35
Normales Thema Is underclock harmful to the microprocessor?
von alfa_one
Do, 18/08/2011 - 13:49 2
von alfa_one
Mi, 24/08/2011 - 12:20
Normales Thema isCoreOnline will always return false if /proc/cpuinfo doesn't print "physical id" and / or "core id"
von Valentin Bondzio
Mo, 22/06/2015 - 01:41 10
von Valentin Bondzio
Di, 23/06/2015 - 05:36
Normales Thema Ivy Bridge performance monitoring events CYCLE_ACTIVITY.*?
von JimH
Mo, 11/06/2012 - 16:22 5
von Divino C.
Di, 03/09/2013 - 11:11
Normales Thema IvyBridge CPU part performance degradation when GPU part used for computations
von Raistmer
Fr, 10/04/2015 - 14:08 6
von iliyapolak
Mo, 13/04/2015 - 00:06
Normales Thema Java polynomial approx. faster than C code polynomial approx.
von iliyapolak
Do, 14/06/2012 - 03:42 11
von iliyapolak
Do, 28/06/2012 - 01:55
Normales Thema jobs in lsf fails with more than 127 nodes
von Jose Gordillo
Mi, 10/06/2015 - 13:27 2
von Jose Gordillo
Di, 23/06/2015 - 11:30
Normales Thema Kernel Panic When Trying To Enable BTS
von ETPA Team
So, 07/04/2013 - 20:54 10
von iliyapolak
Sa, 04/05/2013 - 08:34
Normales Thema L1 Data Cache in Sandy Bridge
von david42
Mo, 05/12/2011 - 19:14 4
von Patrick Fay (Intel)
Mo, 05/12/2011 - 19:14
Normales Thema L1D Hw Pref activity in SB
von perfwise
Mi, 19/10/2011 - 08:55 11
von Sergey Kostrov
Mi, 19/10/2011 - 08:55
Neue Beiträge
Keine neuen Beiträge
Heißes Thema mit neuen Beiträgen
Heißes Thema ohne neue Beiträge
Top-Thema
Gesperrtes Thema
Nähere Informationen zur Compiler-Optimierung finden Sie in unserem Optimierungshinweis.