Intel® Developer Zone:
Performance

Highlights

Frisch aus der Presse! Intel® Xeon Phi™ Coprocessor High Performance Programming 
Eignen Sie sich die Grundlagen der Programmierung für diese neue Architektur und neuen Produkte an. Neu!
Intel® System Studio
Das Intel® System Studio ist eine umfassende, integrierte Tool-Suite-Lösung für die Software-Entwicklung. Damit können Sie die Vorlaufzeit verkürzen sowie Systeme zuverlässiger, energieeffizienter und leistungsfähiger machen.
Neu!
Für alle, die es verpasst haben – Aufzeichnung des zweitägigen Live-Webinars
Einführung zur Entwicklung von High-Performance-Anwendungen für Intel® Xeon und Intel® Xeon Phi™ Coprozessoren.
Structured Parallel Programming
Die Autoren Michael McCool, Arch D. Robison und James Reinders machen das Thema über strukturierte Muster für jeden Software-Entwickler zugänglich.

Bieten Sie Ihren Kunden bestmögliche Anwendungen an, durch Parallel Programming mithilfe der innovativen Ressourcen von Intel.

Entwicklungsressourcen


Entwicklungs-Tools

 

Intel® Parallel Studio

Intel® Parallel Studio bietet vereinfachte, durchgehende Parallelität für Microsoft Visual Studio* C/C++ Entwickler mit ausgeklügelten Tools zur Optimierung von Clientanwendungen für Multicore und Manycore.

Intel® Produkte für die Software-Entwicklung

Erkunden Sie alle Tools, die Ihnen bei der Optimierung für die Intel Architektur helfen können. Bestimmte Tools können 45 Tage lang kostenlos ausprobiert werden.

Tools-Wissensdatenbank

Anleitungen und Supportinformationen für Intel Tools.

Intel® Xeon Phi™ Coprocessor code named “Knights Landing” - Application Readiness
Von Indraneil Gokhale (Intel)Veröffentlicht am 09/15/20140
As part of the application readiness efforts for future Intel® Xeon® processors and Intel® Xeon Phi™ coprocessors (code named Knights Landing), developers are interested in improving two key aspects of their workloads: Vectorization/code generation Thread parallelism This article mainly talks abo…
Easy SIMD through Wrappers
Von adminVeröffentlicht am 03/27/20150
SIMD operations are widely used for 3D graphics applications. This tutorial provides new insights into SIMD by comparing SIMD lanes and CPU threads, and steps you through the process of creating a simple, straightforward SIMD implementation in your own code.
Abaqus/Standard Performance Case Study on Intel® Xeon® E5-2600 v3 Product Family
Von Khang Nguyen (Intel)Veröffentlicht am 03/27/20150
Background The whole point of simulation is to model the behavior of a design and potential changes against various conditions to determine whether we are getting an expected response; and simulation in software is far cheaper than building hardware and performing a physical simulation and modifyi…
Avoid frequency drop in GPU cores when executing applications in Heterogeneous mode
Von Anoop Madhusoodhanan Prabha (Intel)Veröffentlicht am 03/23/20150
Introduction Intel(R) C++ Compiler 15.0 provides a feature which enables offloading general purpose compute kernels to processor graphics. This feature enables the processor graphics silicon area for general purpose computing. The key idea is to utilize the compute power of both CPU cores and GPU …
Intel Developer Zone Beiträge abonnieren
Kein Inhalt gefunden
Intel Developer Zone Blogs abonnieren
Intel® Parallel Studio XE SP1 & Intel® Cluster Studio XE SP1
Von kathy-farrel (Intel)0
Intel® Parallel Studio XE SP1 & Intel® Cluster Studio XE SP1 - What's New - Webinar Tuesday, September 17 9am PDT Please join us for a technical presentation on the new features found in the recently released Intel® Parallel Studio XE 2013 SP1 Intel® Cluster Studio XE SP1. This release includes support for compilers and performance analysis on Intel® Xeon Phi™ on Windows*. The technical presentation will briefly cover new features for both C++ and Fortran on Linux*, Windows*, and OS X* operating systems as well as error checking and performance profiling tools. Learn how to efficiently boost your application performance! Not too late! - Register Now  Learn about Upcoming Webinars
error when compile parsec with icc.
Von sun l.0
error when compile http://parsec.cs.princeton.edu/parsec3-doc.htm with icc. What's "/opt/intel/cc/latest"? it doesn't exist on my machine. should i make a cc fold? ---------- [root@amax parsec-3.0]# cd /opt/intel [root@amax intel]# ls bin                     composerxe  ism       mic     cnc                     impi        lib       mkl     include     licenses  mpi-rt     ipp         man       tbb [root@amax parsec-3.0]# whereis icc icc: /opt/intel/bin/icc [root@amax parsec-3.0]# whereis cc cc: /usr/bin/cc --------------  some config of icc.bldconf # CC_HOME is the installation root of the C compiler   export CC_HOME="/opt/intel/cc/latest"   #  export CC_HOME="/opt/intel/bin/" when i changed CC_HOME to "/opt/intel/bin/", still error     ----------- [root@amax parsec-3.0]# parsecmgmt -a build -c icc [PARSEC] Packages to build:  blackscholes bodytrack facesim ferret freqmine raytrace swaptions fluidanimate vips x264 canneal dedup streamcluster [PARSEC] [========== Buildin…
Parallel Image Processing in OpenMP - Image Blocks
Von Royi5
Hello, I'm doing my first steps in the OpenMP world. I have an image I want to apply a filter on. Since the image is large I wanted to break it into non overlapping parts and apply the filter on each independently in parallel. Namely, I'm creating 4 images I want to have different threads. I'm using Intel IPP for the handling of the images and the function to apply on each sub image. I described the code here: http://stackoverflow.com/questions/29319226/parallel-image-processing-in... The problem is I tried both sections and parallel for and got only 20% improvement. What am I doing wrong? How can I tell each "Worker" that though data is taken from the same array, it is safe to read (Data won't change) and write (Each worker has exclusive approach to its part of the result image). Thank You.
COPROCESSADOR PHI AND JAVA
Von Rafael R.2
Hi, In our university bought a machine with CO-PROCESSOR PHI. The description in the site: https://software.intel.com/en-us/articles/intelr-xeon-phitm-coprocessor-... It is reported that there is no support JAVA yet. The answer is 2013 and we are already in 2015. Is there a Java option for coding? Tks Rafael
Intel® Xeon Phi™ Coprocessor Developer Training Coming to a City Near You in 2015
Von Mike Pearce (Intel)0
https://software.intel.com/en-us/blogs/2015/03/04/intel-xeon-phi-coprocessor-developer-training-coming-to-a-city-near-you-in-2015
Mixing kernel space and userspace in a new kernel.
Von Jog L.0
Hello, I was thinking of creating an open source kernel (with block already written in the linux kernel obviously). Now I would like to hear from experts what are the dangers to run in ring0 if no users and no external connections are done. We are in a situation in which the processor is isolated from the whole world. No one can mess with it. all the processes running on top of it have to register and are created and compiled by root using a specific memory range. No process can be launched without the acceptation of root. No human accesses it. The code running inside is reviewed and we have facilities to be sure no other memory range than the one we expect each process to use can be used. That is for the -restrictive- context. Now, could we imagine it be possible for such a kernel to exist or are there some limitations that I don't predict ? The kernel is to be massively specialized, hence the "almost starting from scratch". Thanks for your insights, Jog
linking with two versions of mkl (multi threaded and single threaded) in one application
Von Michal K.3
Hi, Is it possible to use both the single threaded version of mkl library and the multi threaded version of mkl in one application? I need the single threaded version to use with PLASMA library, yet at some other part of my code, I need use mkl PARDISO, for which I need the multi threaded version. Any help will be greatly appreciated. Cheers Michal  
PCIe 3.0 reference clock jitter tool
Von Sonal C.0
Where can I access the Intel PCIe clock jitter tool
Foren abonnieren

Highlights