Intel® Developer Zone:
Intel® Software Academic Program

The Intel® Software Academic Program provides Intel® Software Development Products to faculty teaching parallelism and other advanced technologies. We want to work with you to ensure the next generation of computer scientists, software engineers can develop software that maximizes performance on today's and tomorrow's hardware

Software Development Tools
Our tools suites include industry-leading C, C++ and FORTRAN compilers; performance and parallel libraries; error checking, performance profiling and cluster analyzers. Apply for a grant of a one-year, renewable software tools license for classrooms through your IDZ membership account at no cost.

Course Ware
A wide variety of classroom materials are available for download and use on the Intel® Developer Zone Academic Courseware page. You do not need to be a member of the Intel® Developer Zone to download and use these course materials.

Forums
Want to explore more? The Intel® Developer Zone has a wide variety of technical forums to get answers to both your hardware and software questions.

Intel® Parallel Computing Centers

Intel® Parallel Computing Centers are universities, institutions, and labs that are leaders in their field. The centers are focusing on modernizing applications to increase parallelism and scalability through optimizations that leverage cores, caches, threads, and vector capabilities of microprocessors and coprocessors. By enabling the advancement of parallelism, the Intel® Parallel Computing Centers will accelerate discovery in the fields of energy, finance, manufacturing, life sciences, weather, and beyond.

The participating institutions so far:

Read more

Events Update

SSG Brazil sponsored the 25th edition of International Symposium on Computer Architecture and High Performance Computing. An Industrial track was delivered, introducing the Intel Xeon Phi architecture and Software tools. Intel also supported a Software Marathon parallel programming challenge

Missed the Super Computing conference? Hear all about Program Director Michael Smith’s highlights presentation, as well as his address during the Broadening Engagement in Computing Workshop.

Events Photos: SC2013

Arizona State University Student Cluster Competition:

Michael Smith and Damian Rouson, Broadening Engagement Program:

Michael Smith:

 
Michael Smith, Notre Dame University: Slippery Rock University: Vetria Byrd, Clemson University:

 

The ever increasing capabilities provided by smartphones, tablets, Ultrabooks™, and notebooks makes power efficiency more critical so that battery life keeps up with on-the-go use. Energy efficient software enables devices to support more exciting usages available when we need them. To read more about Energy Efficient Programming, click here.

The EEP tool for Faculty

This tool is for faculty and educators who want to understand the energy consumption and performance qualities of their programs and applications. Use the Intel® Software Tester Suite to understand key energy use concepts and experiment with some sample code. The Intel® Software Tester Suite consists of the Intel® Energy Efficient Performance Tester and a customized API that your application can use to expose performance metrics.
Click here to access the Intel® Energy Efficient Performance Guide.
Click here to download the Intel® Software Tester Suite.

Intel Software Development Assistant - Measure Energy Consumed & Performance

The Intel® Software Development Assistant (ISDA) is a software suite that provides important application profiling and testing software for ISVs and the applications they develop. The current release of ISDA offers the Energy Efficient Performance (EEP) module, which you can use to take energy measurements from the system as it executes specific workloads within your application or as it executes your application as a whole. Download Here.

Featured Member

Benoit Pradelle and members of the energy team in the PerfCloud project at the University of Versailles, France
recently published the paper, Evaluation of CPU Frequency Transition, with support from the Intel EEP tools. Their work begin in July 2012, with partners at the Exascale Laboratory at Versailles, a join lab between Intel, CEA, GENCI, and the University of Versailles.

To read more, download the full paper here ›
Read Academic Tech Briefs

The Intel Software Academic Program announces new software projects for security coursework, labs and experiments. These tools support the Intel Security Curriculum Series and can be used in general aspects of security instruction. Below are our first projects on the Advanced Encryption Standard (AES), Trusted Boot, Identity Protection and Digital Random Number Generator (DRNG). Please check back for more education material on security.

Security Course Projects

Advanced Encryption Standard (AES) Crypto Performance Analysis Project (18 MB requires environment setup)- This experiment compares a high performance software implementation of AES with that of the AES-New Instruction optimized Intel AES sample library.

TXT/Trusted Boot (TXT/TB) Project - Use TXT Tboot to set up an attestation server to attest a client with TPM.

Identity Protection Technology (IPT) Project - Use One Time Password (OTP) to access a website configured to use OTP authentication. Measure the performance of Intel OTP.

Digital Random Number Generator (DRNG) Analysis Project - This experiment analyzes and compares the statistical properties of Intel DRNG/RDRAND with software RNG implementations.

Featured Member

 

The Intel seed-board program recently donated BIS-6630 Norco development kits to Professor Patrick Schaumont, currently an Associate Professor at the Bradley Department of Electrical and Computer Engineering, Virginia Tech. As part of the Handheld Computer Security course in Spring 2013, Schaumont designed a semester wide class project to investigate vector processing techniques to accelerate modular multiplications in prime fields using the SSE2 instruction-set extensions in Intel’s Atom CPU.

 

To read more, download the full paper here
Read Academic Tech Briefs

Exciting new capabilities have been added to our flagship software development products, Intel® Parallel Studio XE and Intel® Cluster Studio XE. Learn more.

C++ and Fortran Compilers

Libraries and Parallel Models

Analysis Tools

 

The Intel Software Academic Program provides Intel® Software Development Products to faculty teaching parallelism and other advanced technologies. We want to work with you to ensure the next generation of computer scientists, software engineers can develop software that maximizes performance on today's and tomorrow's hardware. Our tools suites include industry-leading C, C++ and Fortran compilers; performance and parallel libraries; error checking, performance profiling and cluster analyzers.

You may apply for a grant of a one-year, renewable software tools license for classrooms.

Request License

Additional Resources

Software Tools – Check out a comprehensive tool suite that includes an initiative threading assistant, optimizing compiler, libraries and much more.

Featured School

Mexico's top-ranked private university Tecnológico de Monterrey (Tech de Monterrey), is the latest recipient of an Intel® Xeon Phi™ lab. The flagship campus is in the city of Monterrey, a strategic place for the academic, economic and industrial development of Mexico. The Intel Xeon-Phi Remote Testing Lab will be used by 2,000 current IT students at the campus in Monterrey and it will also support academic activities for students from other campuses and other universities across Mexico, particularly those with large IT programs. Tech de Monterrey plans to host the Xeon-Phi remote testing access lab to demonstrate software scaling and conduct research supporting parallelism.

Access the Courseware Library

Find lectures, demos and other material created by university professors and Intel experts in Parallel Programming, Security, Embedded Systems and more. Use these materials to teach workshops, new courses or to supplement existing courses. Please share your feedback after downloading course material.

Content for Mobile Computing Courseware is now available. This includes education resources and course curriculum from subject matter experts and faculty worldwide.

Remote access to the Intel Manycore Testing Lab is an additional resource to enhance your students’ learning experience

Featured Course: Intro to Parallel Programming

 

Module 1:
Why Parallel, Why Now
PPTVideo

Module 2:
Problem Decompositions
PPTVideo

Module 3:
Finding Parallelism
PPTVideo

Module 4:
Shared Memory Considerations
PPTVideo

Module 5:
OpenMP for Domain Decomposition
PPTVideo 

Module 6:
Confronting Race Conditions
PPTVideo 

Module 7:
Deadlock
 PPTVideo

Module 8:
OpenMP for Task Decomposition
 PPTVideo

Module 9:
Implementing Task Decomposition
PPTVideo 

Module 10:
Predicting Parallel Performance
 PPTVideo

Module 11:
Improving Parallel Performance
 PPTVideo

Module 12:
Reducing Parallel Overhead
 PPTVideo

Accompanying Lab Files


 

Academic Opportunities

Intel® Atom™ processors in Academia
See how you can use Intel Atom processors in the classroom.
Teach Parallel Hear from the people leading the charge to think and teach parallel.

 


 

PennApps: 900 Students, 6 Buildings, 3 Floors, 1 Great Hackathon
By Brad Hill (Intel)Posted 02/22/20140
With its roots in a 2009 event, PennApps is one of the best established Major League Hackathons.  Combining with the hardware-focused “PennHacks” brought a wide spectrum of hardware and software innovations.  The weather around Philadelphia at this time (February 14-16) was vicious, cutting the n...
Three "Non-Wearable" Internet of Things That Need Making
By Bob Duffy (Intel)Posted 02/15/20144
Brian Krzanich said it at CES; Intel is working to making everything smarter. And to that end, Edison was announced as a new SOC PC, the size of an SD card.  On stage we saw a number of wearable demos that created buzz and excitement.  There's no doubt wearables is a big space, however there is...
MHacks: 1,200 Students Rev Up the Motor City for the Midwest's Largest Hackathon
By NEIL M. (Intel)Posted 01/31/20140
The best hackathons are those that embody the true spirit of a hackathon -- learning new things, meeting new people, having fun, and if you're really lucky, building something cool. Earlier this month I took part in an event that had all of those ingredients and more -- MHacks in Detroit, Michiga...
Intel® Xeon Phi™ coprocessor Power Management Configuration: Using the micsmc command-line Interface
By Taylor Kidd (Intel)Posted 01/31/20140
Previous blogs on power management and a host of other power management resources can be found in, “List of Useful Power and Power Management Articles, Blogs and References” at http://software.intel.com/en-us/articles/list-of-useful-power-and-power-management-articles-blogs-and-references. INTRO...

Pages

Subscribe to Intel Developer Zone Blogs

Michael Smith is the Director of the Intel Software Academic Program. He leads collaborations in high performance computing, parallel computing, security, visualization and mobile computing.
Read More

Raghudeep Kannavara is a security architect in the Software and Services Group (SSG) at Intel Corp where he is responsible for driving security and privacy requirements and solutions for specific Intel products.
Read More

Haidong Xia is a security designer for the Cloud Platforms Group in the Intel® Datacenter and Connected Systems Group (DCSG).
Read More

Compiling MPICH 3.0.4 with intel's compilers
By Mercel S.0
Hi everyone, I'm have compiled mpich-3.0.4 using ifort and icc in ubuntu 12.04 fallowing this sequence: export CC=iccexport CXX=icpcexport CPP='icc -E'export CXXCPP='icpc -E'export F77=ifortexport FC=ifortexport CFLAGS='-O3 -xHost -ip -no-prec-div -static-intel'export CXXFLAGS='-O3 -xHost -ip -no-prec-div -static-intel'export FFLAGS='-O3 -xHost -ip -no-prec-div -static-intel' ./configure --prefix=/usr/local make make install The compilation is ok. But the PROBLEM is It does not build the libpmpich.a It just build the libmpich.a but I need both to compile a model. could you help me ? best regards 
Announcing new Security Projects for Academia
By Raghudeep Kannavara (Intel)0
The Intel Academic Program announces new software projects for security coursework, labs and experiments. These tools support the Intel Security Curriculum Series and can be used in general aspects of security instruction. Peruse our first projects on the Advanced Encryption Standard (AES), Trusted Boot, Identity Protection and Digital Random Number Generator (DRNG) here on the Security tab: http://software.intel.com/academic  
pakistani call ℊiℛl in dubai call ℊiℛl in Dubai
By abudhabi e.0
Dubai call ℊiℛls Dubai EScℴℛTs, +971 55 763 7642 pakistani call ℊiℛl in dubai, call ℊiℛl in Dubai,+971 55 763 7642 ,Indian EScℴℛT in dubai Dubai EScℴℛT, { +55 763 7642 } hi Pℛℴfile EScℴℛT dubai, Indian EScℴℛT ℊiℛls in dubai,  { +55 763 7642 }Indian call ℊiℛls in dubai, Indian companion in dubai, { +55 763 7642 }, Indian social EScℴℛT dubai ,Indian female EScℴℛT dubai hi profile call ℊiℛls dubai, Indian independent EScℴℛT dubai ,{ +55 763 7642 } EScℴℛT ℊiℛls dubai, Pakistani EScℴℛT ℊiℛls dubai,{ +55 763 7642 }, Indian EScℴℛT service in dubai, Indian EScℴℛT agency in dubai, EScℴℛT dubai,{ +55 763 7642 ] dubai companions, dubai Female EScℴℛT, dubai EScℴℛT Agency, dubai Social EScℴℛT,{ +55 763 7642 } dubai EScℴℛT Services, Call ℊiℛls in dubai ,dubai Model EScℴℛT ,Pakistani EScℴℛT in dubai. Thanks Regard  Dubai EScℴℛTs Call my Manager :- +971 55 763 7642, { +55 763 7642 }Dubai
Looking for a speaker to talk about Intel's Software Development Products
By Eduardo J. Sanchez P.0
Greetings, My name is Eduardo Sanchez, a 4th year Ph.D. student in Computational Science at San Diego State University, in San Diego, California. As part of a proposed SIAM student chapter which I am currently organizing, I have come accross some extra budget, and my intention is to try to contact an Intel expert to come to San Diego (expenses on us), to talk about the potential for applicability of the current Intel Software Development products. for example, the MKL, Intel Silk Plus, OpenMP, and so forth. Any ideas on how could I make my proposal more robust, and where to orient it? Information about the Computational Science Research Center can be found here. Thanks guys!
FORTRAN INTERGRATION OF DATA FROM EXTERNAL FILE
By Lehlohonolo M.1
Dear Form members I have a fortran code I am using to integrate date using trapezium rule. The code I have written compiles properly and runs properly. I get the output from the code ,but it does not seem to be integrating the data i.e reading and perform some integration on it.The data is placed on an external file.I would appreciate your help.I have placed the code below: implicit real*4(a-h,o-z)integer n,okreal a,b,h,gr,rlogical ex!real,allocatable,dimension(:) ::gr, r !    ** OPEN DATA FILE AND RESULTS FILE ** !OPEN(UNIT=10,FILE='RDF.dat',STATUS='OLD')!OPEN(UNIT=10,FILE='RDF.dat',IOSTAT= ok) !read(10,'(i1)')n!allocate(gr(n))!allocate(r(n))!inquire(file='RDF.dat', exist=ex)!inquire(file=name, exist=ex)!if (ex) thenOPEN(UNIT=10,FILE='RDF.dat',IOSTAT= isost)do !inquire(file='RDF.dat', exist=ex)read (10,'(F8.6,(5X,F8.6))',end=10) gr,rwrite(*,*) iost!write (*,'(F813.6,(5X,F8.6))') gr, renddo 10 continue a=0.0d0b=1.0d0n=90ok=0call trap(a,b,n,apot)write(*,20)a,b,n,apotwrite(1,20)a,b,n,...
Help with web Socket jsp.
By JudLup Luna2
Good day, I'm trying to make a web socket with java, it is  as a chat, but I don't find how make this, someone might help me with this?
Opto or Photon Processors
By ucentpw0
The life of traditional processors will short in some years. Its time to concentrate on new end technologies such as photon and opto processors. These processors may perform at light speed and probabaly at zero waste of power.
compiling with fortran errors
By ines n.1
Hello It 's my first time with Fortran, I use compaq visual Fortran 6.1 i, Windows 7 win32, When compiling an error message appears :   ompiling Fortran...D:\Travaux \for.f90\Reservoir1D.f90D:\Travaux \for.f90\Reservoir1D.f90(1444) : Error: Syntax error, found IDENTIFIER 'G' when expecting one of: ( * :: , <END-OF-STATEMENT> ; : ) + . - % (/ [ ] /) . ** / > ... dflow = rfd * (qoutt / g_sw / rad / sqrt g * grad_rho)**(1.0/3.0)-------------------------------------------------^D:\Travaux de thèse\modeling\Joumine\for.f90\Reservoir1D_420.f90(1444) : Error: This name does not have a type, and must have an explicit type. [SQRT] dflow = rfd * (qoutt / g_sw / rad / sqrt g * grad_rho)**(1.0/3.0)--------------------------------------------^Error executing df.exe. joum_observed_part1.exe - 2 error(s), 0 warning(s) Can you please Help me to understand what's this problem and solve it

Pages

Subscribe to Forums
Help: with 40 threads, duration of workload jumps to 100x of serial with gcc
By Mike Pearce (Intel)0
From one of our users:I have a time loop, and inside of it several loops working on several arrays. Say the sequential time for a given size and number of iterations is ~80 seconds. Then with 2 threads is a little more than 40 seconds, and so on. The speedup varies with the size of the problem (cache issues) but that's not the point. The trouble is, with 40 threads or so, the time jumps to ~8999 seconds. The results are still correct (by correct I mean equal to the sequential version). This happens with both versions of gcc. It doesn't happen with icc. It doesn't happen with gcc, if i use cpu affinity (GOMP_CPU_AFFINITY). What really puzzles me is that the elapsed times are remarkable consistent, regardless of the problem size. With 100 iterations, the walltime tends to be 89.9 seconds, with 1000 iterations is 899,9, with 10000 iterations is 8999, for different matrix sizes. The fact that the problem doesn't happen with cpu affinity may indicate that is a cpu migration issue. Is th...
unganged memory
By balu.r.02120
Is it possible to operate the dual channel memory controller of sandybridge in "unganged" mode? That way i can dedicated a memory controller for a core processor.
Access to python-numpy
By Lukasz Swierczewski0
The MTL is access to the python-numpy? Python returns: Traceback (most recent call last): File "../grover.py", line 7, in ? from numpy import *ImportError: No module named numpy
exactly what is MTL
By JudLup Luna3
hi, i dont have so much knowledge about MTL, i want to know what is?, for that it's applied MTL? thanks!
Find out the C-state of a Processor
By aajizattari1
Is there a way in Linux to know exactly which state a core or a processor is residing in ?? I saw some pointers to Mointor/MWAIT Instructions. Is there some documentation on these instructions related to power management particularly. May be someone can point to C code where these instructions are used
Latest MTL Getting Started Guide for Linux
By Mike Pearce (Intel)0
I think it's about time to distribute anupdateof theGetting Started Guide for Linux - so here it is
Per Core Power Measurement / Intel Power Sensors ??
By aajizattari0
I would like to know if there a way to measure power for any of Intel processors on per core basis. People normaylly use external power analayzers to measure total power for all cores. But not on per-core basis. Are there any "electrical" power sensors in any of microprocessors just like the DTS sensors ???
Job not running
By fitzroy4
Hello, I am having a problem running a job. I get an 'o' file, which provides details such as user, ncpus, etc. But I do not get any results from my program. My program sorts a file and writes the results to another text file. Any idea why it is not running? Below is the "qstat -Q" result. Job id Name User Time Use S Queue ---------------- ---------------- ---------------- -------- - ------ 33118.acaad01 /home/fitzSort finem1 00:00:00 F workq Thanks for your help

Pages

Subscribe to Forums