Intel Developer Zone Articles

11-Feb-2016
10:21 AM PST
Introduction to Memory Bandwidth Monitoring in the Intel® Xeon® Processor E5 v4 Family
By Nguyen, Khang TPosted 02/11/20160
Introduction Both cache and memory bandwidth can have a large impact on overall application performance in complex modern multithreaded and multitenant environments.  In the cloud datacenter for instance it is important to understand the resource requirements of an application in order to meet t...
11-Feb-2016
10:20 AM PST
Software Enabling for Cache Allocation Technology in the Intel® Xeon® Processor E5 v4 Family
By Nguyen, Khang TPosted 02/11/20160
This article provides a snapshot of some of the software-enabling collateral available for the Cache Allocation Technology (CAT) feature.
11-Feb-2016
10:17 AM PST
Usage Models for Cache Allocation Technology in the Intel® Xeon® Processor E5 v4 Family
By Nguyen, Khang TPosted 02/11/20160
A number of usage models are possible given the flexible interfaces provided by the Cache Allocation Technology (CAT) feature, including prioritization of important applications and isolation of applications to reduce interference.
11-Feb-2016
10:14 AM PST
Introduction to Cache Allocation Technology in the Intel® Xeon® Processor E5 v4 Family
By Nguyen, Khang TPosted 02/11/20160
Introduction Intel’s Cache Allocation Technology (CAT) helps address shared resource concerns by providing software control of where data is allocated into the last-level cache (LLC), enabling isolation and prioritization of key applications. Originally introduced on a limited set of communicat...
03-Feb-2016
2:57 PM PST
What is OPNFV* and How Does Intel® ONP Align?
By Michael Lynch (Intel)Posted 02/03/20160
Learn about Open Platform for Network Functions Virtualization* (OPNFV*), how it relates to Intel® Open Network Platform (Intel® ONP), and how Intel is contributing to OPNFV.
17-Nov-2015
9:54 AM PST
Using Open vSwitch* with DPDK for Inter-VM NFV Applications
By Emani, AshokPosted 11/17/201514
This article walks you through configuration of OVS with DPDK for inter-VM application use cases. Create an OVS vSwitch bridge with two DPDK vhost-user ports, each connected to a separate VM, then use a simple iperf3 throughput test to evaluate performance.
10-Nov-2015
3:01 PM PST
Single-Root Input/Output Virtualization (SR-IOV) with Linux* Containers
By Marco Righini (Intel)Posted 11/10/20152
This paper is a result of a joint CERN openlab-Intel research activity with the aim to investigate whether Linux Containers can be used together with SR-IOV in conjunction and complementary to the existing virtualization infrastructure in the CERN Data Centre. This solution could be potentially a...
01-Nov-2015
11:52 PM PST
Video Transcode Solutions: Simple, Fast, Efficient - Webinar
By Brenda C. (Intel)Posted 11/01/20150
Video Transcode Solutions: Simple, Fast, Efficient - Online Webinar - Excel with Intel in delivering live and on-demand video faster, more efficiently, and at higher quality through the latest media acceleration technologies. Get the most performance from your media platform, and accelerate to 4K...
17-Sep-2015
6:50 PM PDT
How to Set Up Intel® Media Server Studio with VT-d Virtualization
By Jiandong Z. (Intel)Posted 09/17/20151
Intel® Graphics Virtualization Technology (Intel® GVT) is an extension of Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d) that provides hardware accelerated I/O virtualization support for Intel® HD graphics - it is one of the GPU virtualization solutions. Intel GVT all...
24-Jul-2015
7:27 AM PDT
Intel® AMT High-level API
By Colleen C. (Intel)Posted 07/24/20155
Thank you for your interest in the Intel® Active Management Technology (Intel® AMT) High-level API Technology. Introduction Introduction to the High-level API Intel Management Library Technology Intel® Active Management Technology (Intel® AMT) is a capability embedded in Intel-based platforms ...
Subscribe to Intel Developer Zone Articles