Intel® Xeon® Phi™ Processor Performance Monitoring Reference Manual

The Intel® Xeon® Phi™ Processor (code name Knights Landing) provides performance monitoring facilities that are a unique combination of Intel® Atom™ processor-like core performance monitoring units (PMU) and Intel® Xeon® processor based server class uncore capabilities.

Performance Monitoring Reference Manual – Volume 1: Registers

Provides an overview of the Intel® Xeon® Phi™ Processor architecture and a description of the tile and untile register and MSR information related to performance monitoring. This document is targeted towards software developers involved in developing device drivers and software agents that wish to perform performance monitoring in the Intel® Xeon® Phi™ Processor.

Performance Monitoring Reference Manual – Volume 2: Events

The Intel® Xeon® Phi™ Processor (formerly code named Knights Landing) provides performance monitoring events. Performance monitoring events in the processor is a unique combination of Intel® Atom™ processor-like core events and Intel® Xeon® processor-based server class uncore events.

For more complete information about compiler optimizations, see our Optimization Notice.