Posters

1. SSA-based register allocation for aliased SIMT architectures – a biased coloring approach
Konrad Trifunović, Radoslaw Drabinski, Pawel Majewski, Krzysztof Mazurkiewicz, Krystian Matusiewicz, Jacek Ratajewski and Marek Targowski
Intel Poland

2. Trace Analyzer: An Eclipse-based framework for collecting, analyzing and visualizing performance data
Marcel Zalmanovici
IBM Haifa

3. Intel® Threading Building Blocks Library on Mobile Platforms
Vladimir Polin
Intel Russia

4. Using Intel Xeon Phi coprocessor to accelerate computations in MPDATA algorithm
Roman Wyrzykowski, Lukasz Szustak, Krzysztof Rojek and Pawel Gepner
Czestochowa U. of Tech. and Intel Poland

5. Computer Architecture With Associative Processor Replacing Last Level Cache And SIMD Accelerator
Leonid Yavits, Amir Morad and Ran Ginosar
Technion

6. Dynamic Neutralization of Data Leakages
Kirill Kononenko
Technische Universität Darmstadt

7. Active Learning Accelerated Automatic Heuristic Construction
William F Ogilvie, Hugh Leather and Zheng Wang
U. of Edinburgh and Lancaster U.

8. Accurate On-line Parallelism Estimation for Adaptive Work-Stealing
Georgios Varisteas and Mats Brorsson
KTH Sweden

9. Processor desing and C compiler Generation with CodAL Architecture Description Language
Adam Husár, Luďek Dolíhal, Zdeněk Přikryl, Karel Masařík, Tomáš Hruška
Brno U. of Tech., Czech Rep.

10. Predicate Vectors If You Must
Shahar Timnat, Ohad Shacham and Ayal Zaks
Intel Haifa

11. LibTune
Ofir Cohen, Gadi Haber, Naftaly Shalev, Evgeny Volodarsky
Haifa U. and Intel Haifa

12. OCA – Optimizing Code Advisor
Saed Agha, Yosi Ben-Asher, Gadi Haber
Haifa U. and Intel Haifa

13. A new characterization approach to model GPGPU applications and derive hints for their optimizations
Juan .A. Gonzalez-Lugo, A. Avila-Ortegaz, R. Cammarotay and N. Dutt
Tecnológico de Monterrey, Mexico and U. of California at Irvine, USA

14. Drop the Anchor: Lightweight Memory Management for Non-Blocking Data Structures
Anastasia Braginsky, Alex Kogan and Erez Petrank
Technion and Oracle Labs

For more complete information about compiler optimizations, see our Optimization Notice.