5-Level Paging and 5-Level EPT White Paper
- File: 5-level_paging_white_paper.pdf
- Size:187.06 KB
This document describes planned extensions to the Intel® 64 architecture to expand the size of addresses that can be translated through a processor’s memory-translation hardware.
For more complete information about compiler optimizations, see our Optimization Notice.