Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Postsort ascending
Normal topic Load_Latency performance counter ambiguity
by Chronus Taizen
Wed, 07/18/2018 - 17:23 0
by Chronus Taizen
Wed, 07/18/2018 - 17:23
Normal topic BMC and IPMI
by Pundir, Nitin
Tue, 07/10/2018 - 10:49 5
by McCalpin, John
Mon, 07/16/2018 - 13:23
Normal topic Cannot run PCM - "GLIBCXX_3.4.15 not found"
by Kishore, Nanda
Fri, 07/13/2018 - 11:08 0
by Kishore, Nanda
Fri, 07/13/2018 - 11:08
Normal topic How to Interpret Latencies in Intel® 64 and IA-32 Architectures Optimization Reference Manual
by Cao, Henry
Wed, 07/11/2018 - 08:12 3
by McCalpin, John
Thu, 07/12/2018 - 09:36
Normal topic Trouble finding cache miss rate on Skylake Xeon (Silver 4114)
by Fan, Steven
Fri, 06/29/2018 - 08:28 3
by McCalpin, John
Mon, 07/09/2018 - 07:49
Normal topic Energy Meters on x86
by Pundir, Nitin
Fri, 07/06/2018 - 10:59 2
by McCalpin, John
Mon, 07/09/2018 - 06:27
Normal topic Looking for a NUC or similar with RedFish
by dotRollen
Thu, 07/05/2018 - 15:27 0
by dotRollen
Thu, 07/05/2018 - 15:27
Normal topic Intel Power Gadget for Mac
by Bodlien, Thomas
Thu, 07/05/2018 - 13:53 0
by Bodlien, Thomas
Thu, 07/05/2018 - 13:53
Hot topic Calculate the Max Flops on Skylake
by GHui
Tue, 03/27/2018 - 02:49 22
by McCalpin, John
Thu, 07/05/2018 - 11:12
Normal topic PEBS for KVM guest
by rp
Tue, 07/03/2018 - 09:18 0
by rp
Tue, 07/03/2018 - 09:18
Normal topic User programmable DMA controller in the system with QNMN (Intel Core i5-8400) and Q370 PCH?
by Chi, David
Thu, 06/28/2018 - 20:31 0
by Chi, David
Thu, 06/28/2018 - 20:31
Normal topic Could I leverage PMU to monitor accurately TLB miss and filled with its details ??
by Kelvin C.
Tue, 06/26/2018 - 01:33 0
by Kelvin C.
Tue, 06/26/2018 - 01:33
Normal topic Trouble using wrmsr and rdmsr to record total LLC misses
by Ryan
Thu, 06/21/2018 - 09:58 5
by McCalpin, John
Mon, 06/25/2018 - 14:14
Normal topic Improve performance of initializing large array as all 0s (FORTRAN)?
by Bajur, John
Sun, 06/24/2018 - 02:04 1
by McCalpin, John
Mon, 06/25/2018 - 11:27
Normal topic What is a cache line boundary?
by Aketh T.
Thu, 06/21/2018 - 07:20 1
by Thomas Willhalm...
Thu, 06/21/2018 - 07:44
Normal topic Memory allocation from a specific MCDRAM block
by Gheibi, Sanaz
Mon, 06/18/2018 - 17:15 1
by McCalpin, John
Wed, 06/20/2018 - 06:24
Normal topic How to disable Turbo boost Max 3.0 programmatically ?
by Popov, Maxim
Sun, 06/10/2018 - 00:14 2
by Popov, Maxim
Mon, 06/18/2018 - 20:34
Normal topic Placing DIMMs in Self-refresh mode
by Swanson, Steven
Fri, 06/15/2018 - 00:11 0
by Swanson, Steven
Fri, 06/15/2018 - 00:11
Normal topic about J1900 SMI_LOCK SMI_EN
by Liang Y.
Wed, 06/13/2018 - 22:58 0
by Liang Y.
Wed, 06/13/2018 - 22:58
Normal topic Unexpected OpenMP performance gain
by Barkhudarov, Michael
Thu, 06/07/2018 - 13:06 4
by Barkhudarov, Michael
Tue, 06/12/2018 - 15:14
Normal topic Unexpected power vs. cores profile for MKL kernels on modern Xeon Gold
by antón r.
Fri, 06/01/2018 - 05:03 4
by antón r.
Wed, 06/06/2018 - 08:11
Normal topic cpufreq-driver cannot adjust per-core frequency and how to adjust it with MSR?
by hiratz s.
Tue, 06/05/2018 - 00:05 5
by hiratz s.
Tue, 06/05/2018 - 16:42
Normal topic Retired DTLB misses
by Zhu, Weixi
Wed, 05/23/2018 - 13:18 1
by McCalpin, John
Mon, 06/04/2018 - 09:11
Normal topic How to measure 100% write bandwidth using MLC?
by Takumi Tsujishita
Mon, 05/28/2018 - 02:28 0
by Takumi Tsujishita
Mon, 05/28/2018 - 02:28
Normal topic How to control the four hardware prefetchers in L1 and L2 more flexibly?
by hiratz s.
Fri, 02/24/2017 - 14:24 8
by Tim P.
Wed, 05/23/2018 - 16:35
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.