Intel® Developer Zone:
Intel® Many Integrated Core Architecture (Intel MIC Architecture)

Announcements
 

Intel® Xeon Phi™

Intel® Xeon Phi™ Coprocessor is the brand name for all Intel® Many Integrated Core Architecture (Intel MIC Architecture) based products. At the end of 2012, Intel launched the first generation of the Intel Xeon Phi product family (coprocessors codenamed "Knights Corner") complementing the existing Intel® Xeon® processor product families to deliver new levels of performance for highly parallel workloads.

This forum is for discussion of public information about Intel MIC Architecture, Intel Xeon Phi Coprocessors, and preparing code to fully utilize this class of machines whether on a single chip or not (this is the key to programming the coprocessor).

Please visit the Developer zone at http://software.intel.com/mic-developer to see all documentation resources available for assessing, configuring, programming, and optimizing for Intel Xeon Phi Coprocessors.

Questions will be answered by both peers and Intel representatives that monitor this forum.

We invite you to subscribe to this forum to see new threads and updates (see button below, on the right). Please also note the ability to search for specific information within this forum, by clicking the button below, on the left.

Intel monitors this forum Monday – Friday, 09:00 – 17:00 Pacific Time (GMT –7:00). Depending on the amount of research we need to do to track down the answer, it may take a day or two for us to respond.
Topic / Topic starter Post date Replies Last Postsort descending
Sticky topic Sticky: Flash Issues & Remedies
by MARC B. (Intel)
Wed, 11/27/2013 - 15:51 5
by Frances Roth (Intel)
Thu, 10/30/2014 - 17:49
Sticky topic Sticky: Troubleshooting HOWTO: Bad hardware? MPSS? Configuration?
by Belinda Liviero...
Tue, 06/18/2013 - 16:30 37
by Frances Roth (Intel)
Wed, 05/13/2015 - 15:18
Sticky topic Sticky: New tool available in beta: Vectorization Advisor
by Belinda Liviero...
Thu, 04/23/2015 - 14:16 2
by Frances Roth (Intel)
Fri, 05/15/2015 - 10:36
Sticky topic Sticky: FAQS: Compilers, Libraries, Performance, Profiling and Optimization.
by Sumedh N. (Intel)
Mon, 01/21/2013 - 15:57 9
by sa A.
Fri, 09/11/2015 - 12:55
Sticky topic Sticky: What collateral/documentation do you want to see? (Page: 1, 2)
by Belinda Liviero...
Thu, 02/07/2013 - 15:59 66
by Frances Roth (Intel)
Mon, 11/16/2015 - 16:48
Sticky topic Sticky: Invitation to join the Intel(R) Parallel Studio XE 2017 Beta program
by Loc N. (Intel)
Wed, 04/06/2016 - 12:06 0
by Loc N. (Intel)
Wed, 04/06/2016 - 12:06
Normal topic processor or coprocessor?
by jeff_keasler
Tue, 06/19/2012 - 12:32 3
by jimdempseyatthecove
Thu, 06/21/2012 - 11:00
Normal topic Papers on MIC: TACC-Intel Highly Parallel Computing Symposium
by James R.
Sun, 06/17/2012 - 06:17 10
by bronxzv
Tue, 07/31/2012 - 06:04
Normal topic user level (uSCIF) and kernel level (kSCIF)
by javiroman
Tue, 07/31/2012 - 10:03 3
by javiroman
Fri, 08/03/2012 - 02:35
Normal topic GCC compiler for running MIC applications
by javiroman
Wed, 08/01/2012 - 00:01 3
by Georg Z. (Intel)
Wed, 08/08/2012 - 08:30
Normal topic Instruction format question
by Agner
Sat, 08/04/2012 - 00:51 6
by Agner
Wed, 08/22/2012 - 07:46
Normal topic Disassembler available
by Agner
Thu, 08/23/2012 - 08:34 0
by Agner
Thu, 08/23/2012 - 08:34
Normal topic It's time to light the afterburners
by R Lloyd Rankin
Fri, 09/07/2012 - 12:38 0
by R Lloyd Rankin
Fri, 09/07/2012 - 12:38
Normal topic An Online Guide to programming for the Intel Xeon Phi coprocessor
by James R.
Wed, 10/10/2012 - 13:35 0
by James R. (Intel)
Wed, 10/10/2012 - 13:35
Normal topic What's the highest performance Sandybridge CPU available in China?
by haixiao j.
Mon, 10/15/2012 - 07:28 1
by Tim P.
Fri, 10/19/2012 - 09:24
Normal topic Cannot disable C-States through BIOS configuration
by Spivoler
Mon, 10/15/2012 - 00:21 2
by bustaf
Sat, 10/20/2012 - 11:42
Normal topic Re: Access to Technology Raodmaps
by Ted R.
Sun, 10/28/2012 - 12:18 1
by Ronald W Green ...
Fri, 11/02/2012 - 13:01
Normal topic Xeon E5 L3 cache is organized how?
This topic has been moved to "Software Tuning, Performance Optimization & Platform Monitoring" (View topic)
Normal topic how to request a Xeon Phi development kit
by gormot
Mon, 10/22/2012 - 09:25 3
by Tim P.
Tue, 11/20/2012 - 07:10
Normal topic How to use swizzling ?
by Erik Saule
Thu, 11/15/2012 - 09:19 3
by Erik Saule
Tue, 11/20/2012 - 07:18
Normal topic Performance of Multi-threaded Applications
This topic has been moved to "Software Tuning, Performance Optimization & Platform Monitoring" (View topic)
Normal topic Minimal requirements
by Petros Mamales
Wed, 11/21/2012 - 08:00 5
by Petros Mamales
Wed, 11/21/2012 - 17:33
Normal topic Tranining program for MIC
by Dilum B.
Thu, 11/15/2012 - 18:29 4
by Dilum B.
Mon, 11/26/2012 - 15:51
Normal topic How to use MIC Intrinsics?
by Harnz
Wed, 11/14/2012 - 03:23 5
by Kevin D. (Intel)
Tue, 12/04/2012 - 04:54
Normal topic Assemblers for the new instructionset
by Paul C.
Tue, 12/04/2012 - 03:33 7
by Kevin D. (Intel)
Tue, 12/04/2012 - 08:48
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.