Question on 3d transistors

Question on 3d transistors


I am vinay emmadi from oklahoma state university. currently working on 3d transistors I have question on what makes gate delay better in 3d transistors apart from channel length and operating voltage.

Thanks in advance

Vinay emmadi

1 post / 0 new
For more complete information about compiler optimizations, see our Optimization Notice.