Using L2 cache as Ram

Using L2 cache as Ram

Hello Friends,
I am Vivek Chand, pursuing my BE in Dr.AIT at Bangalore.
I am designing an OS for MultiCore and ManyCore chips to fully exploit it which wolud be a modification to xv6 and JOS Kernel(MIT's exokernel)
I have the ideas for implementing an deterministic and race-free Operating System.
Now, to make a bit different from the existing OS design, i want to load my microkernel into L2 cache permanently.
i.e, I want my microkernel to be bootloaded into L2 Cache rather than into main memory.
I think, It seems to be possible....but i;m not sure how to do it..
So, Can u please suggest me some ideas on implementing it....

2 posts / 0 new
Last post
For more complete information about compiler optimizations, see our Optimization Notice.

The Forum is for STM Compiler discussion. You should post your question to a different support group.

Leave a Comment

Please sign in to add a comment. Not a member? Join today