Intel® Developer Zone:
Intel ISA Extensions

Announcements
 

Support for various extensions to the Intel Instruction Set Architecture, including but not limited to:

  • Intel® AVX, which provides the infrastructure and building blocks for delivering the performance required by the growing needs of applications such as financial analysis, media content creation, encoding and encryption, natural resource industry, and High Performance Computing (HPC)
  • Intel® MPX, which provides the infrastructure for software to trap buffer overflow errors before they can be exploited by malware
  • Intel® SHA Extensions, which provide improved performance for applications using the commonly employed Secure Hash Algorithm to obtain greater data integrity, message authentication, digital signatures and data de-duplication
  • Intel® SGX forum support has been moved to a new location
Intel monitors this forum Monday – Friday, 09:00 – 17:00 Pacific Time (GMT –7:00). Depending on the amount of research we need to do to track down the answer, it may take a day or two for us to respond.
RSS
Login to post new content in forum.
Topic / Topic starter Post date Replies Last Postsort ascending
Sticky topic Sticky: Links to instruction documentation
by Thomas Willhalm... 		Fri, 12/31/2010 - 07:07 35
 by james l.
Sun, 03/19/2017 - 15:43
Sticky topic Sticky: Resources about Intel® Transactional Synchronization Extensions (Intel TSX)
by Roman Dementiev... 		Fri, 06/07/2013 - 06:46 6
 by D. Hugh R.
Sat, 05/21/2016 - 09:28
Sticky topic Sticky: Intel® Software Development Emulator release 7.30
by Mark Charney (Intel) 		Mon, 09/21/2015 - 05:23 3
 by Sergio J. C.
Wed, 12/16/2015 - 12:26
Normal topic RPL, CPL and DPL question
by Victor K. 		Tue, 05/09/2017 - 04:31 1
 by Victor K.
Wed, 05/24/2017 - 04:06
Normal topic Popcount emulation for x64 process - RAM memory limit
by Jon D. 		Tue, 05/23/2017 - 06:46 2
 by Jon D.
Wed, 05/24/2017 - 00:16
Normal topic Intel Software Development Emulator for Itanium architecture
by Sergey Kostrov 		Fri, 05/19/2017 - 08:30 4
 by Ady Tal (Intel)
Tue, 05/23/2017 - 23:51
Normal topic 3D X-Point programming versus OS context switching
by David Z. 		Mon, 05/15/2017 - 10:14 6
 by David Z.
Tue, 05/23/2017 - 15:34
Normal topic SSE/AVX/FMA Unexpected Test Results
by Samuel Š. 		Wed, 05/10/2017 - 10:37 11
 by Sergey Kostrov
Wed, 05/17/2017 - 12:38
Hot topic Why is Intel allowing this?!?
by Igor Levicki 		Fri, 04/14/2017 - 17:01 32
 by Gregg S. (Intel)
Wed, 05/17/2017 - 02:01
Normal topic SDE ERROR: Cannot execute XGETBV with ECX != 0
by Vaclav L. 		Fri, 03/10/2017 - 09:01 4
 by Roger G.
Mon, 05/15/2017 - 07:49
Hot topic It is Not possible to run latest versions of SDE, for example 7.49.0, on 32-bit Windows platforms
by Sergey Kostrov 		Mon, 03/06/2017 - 09:43 26
 by Sergey Kostrov
Fri, 05/12/2017 - 13:25
Hot topic Bugs in Intrinsics Guide (Page: 1, 2, 3)
by andysem 		Wed, 01/30/2013 - 00:24 148
 by Jeff (Intel)
Thu, 05/11/2017 - 09:16
Normal topic What is the status of VZEROUPPER use?
by Agner 		Fri, 11/25/2016 - 12:22 9
 by Travis D.
Tue, 05/09/2017 - 19:18
Normal topic Calculate Miss rate of L2 cache given global and L1 miss rates
by Papote J. 		Sun, 05/07/2017 - 12:54 0
 by Papote J.
Sun, 05/07/2017 - 12:54
Hot topic Data source for intrinsics guide
by Evan N. 		Mon, 04/24/2017 - 19:28 16
 by Sergey Kostrov
Thu, 05/04/2017 - 14:51
Normal topic Vectorization - Speed up expected for SSE and AVX
by henry p. 		Thu, 04/27/2017 - 06:30 4
 by McCalpin, John
Tue, 05/02/2017 - 10:48
Normal topic List of interrupss
by Joseph R. 		Sun, 04/23/2017 - 09:36 2
 by Sergey Kostrov
Tue, 04/25/2017 - 09:39
Normal topic RTM/HLE abort while write to X87 control-word?
by Oliver K. 		Mon, 04/03/2017 - 02:47 4
 by Oliver K.
Mon, 04/24/2017 - 00:30
Normal topic Is PTWRITE and POWERSTAT Packets supported on 7th core processor?
by claw L. 		Thu, 04/20/2017 - 08:53 3
 by gaston-hillar
Thu, 04/20/2017 - 20:22
Normal topic meaning of RTM abort status
by Oliver K. 		Thu, 04/13/2017 - 04:45 2
 by andysem
Sun, 04/16/2017 - 16:50
Normal topic QPI will abort TSX transactions?
by Oliver K. 		Sat, 04/15/2017 - 22:28 0
 by Oliver K.
Sat, 04/15/2017 - 22:28
Normal topic RTM abort status 'RETRY'?
by Oliver K. 		Thu, 04/13/2017 - 01:53 2
 by Oliver K.
Thu, 04/13/2017 - 05:16
Normal topic RTM/HLE abort on stack pointer mod
by Oliver K. 		Mon, 04/03/2017 - 02:24 5
 by Cownie, James H...
Tue, 04/04/2017 - 05:43
Normal topic best practice for evaluating AVX2 vs SSE4 parallel task power?
by Todd W. 		Mon, 03/27/2017 - 17:49 8
 by jimdempseyatthecove
Mon, 04/03/2017 - 17:19
Normal topic cache adressed
by Rafał B. 		Fri, 03/24/2017 - 18:11 1
 by gaston-hillar
Sun, 04/02/2017 - 20:17
Login to post new content in forum.
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.