Intel® Developer Zone:
Intel ISA Extensions

Announcements
 

Support for various extensions to the Intel Instruction Set Architecture, including but not limited to:

  • Intel® AVX, which provides the infrastructure and building blocks for delivering the performance required by the growing needs of applications such as financial analysis, media content creation, encoding and encryption, natural resource industry, and High Performance Computing (HPC)
  • Intel® MPX, which provides the infrastructure for software to trap buffer overflow errors before they can be exploited by malware
  • Intel® SHA Extensions, which provide improved performance for applications using the commonly employed Secure Hash Algorithm to obtain greater data integrity, message authentication, digital signatures and data de-duplication

Topic / Topic starter Post date Replies Last Postsort ascending
Normal topic clflush over the LAPIC mapping
by kostikbel1
Mon, 09/14/2009 - 07:49 0
by kostikbel1
Mon, 09/14/2009 - 07:49
Normal topic segmentation in 64bit
by antooo
Fri, 09/11/2009 - 08:46 2
by antooo
Fri, 09/11/2009 - 08:47
Hot topic Why no FMA in AVX in Sandy Bridge?
by Igor Levicki
Mon, 10/06/2008 - 12:56 18
by tthsqe
Sat, 09/05/2009 - 19:02
Normal topic Optimizing SSE2 code and beyond...
by srimks
Fri, 09/04/2009 - 04:58 1
by srimks
Fri, 09/04/2009 - 19:51
Normal topic Remembering SSE and FXSAVE
by yuhong2
Thu, 09/03/2009 - 22:53 0
by yuhong2
Thu, 09/03/2009 - 22:53
Normal topic Larrabee will support SSE or not?
by maa1
Tue, 09/01/2009 - 10:50 4
by Matthias Kretz
Tue, 09/01/2009 - 10:50
Normal topic fpu & extended precision - not as accurate as it should be?
by tthsqe
Sun, 08/30/2009 - 22:00 2
by Tim Prince
Mon, 08/31/2009 - 05:34
Normal topic Latency & Throughput Reference: Display Model
by srimks
Thu, 08/27/2009 - 18:08 3
by Rama Kishan Mal...
Fri, 08/28/2009 - 01:23
Normal topic determining L1 and L2 cache state
by maamold
Tue, 08/25/2009 - 10:00 0
by maamold
Tue, 08/25/2009 - 10:00
Normal topic SSE3 and onwards support...
by srimks
Tue, 08/25/2009 - 05:20 1
by Tim Prince
Tue, 08/25/2009 - 05:20
Normal topic Which instructions behavior differently between VMX mode and Virtual-8086 Mode
by hurricanezhb
Sat, 08/22/2009 - 04:33 0
by hurricanezhb
Sat, 08/22/2009 - 04:33
Normal topic .S help
by srimks
Mon, 08/17/2009 - 14:47 0
by srimks
Mon, 08/17/2009 - 14:47
Normal topic Question about CRC32 instruction polynomial
by Igor Levicki
Tue, 05/27/2008 - 10:29 5
by doug.mtview
Fri, 08/14/2009 - 17:36
Normal topic optimal ordering of instructions
by tthsqe
Mon, 08/10/2009 - 20:16 0
by tthsqe
Mon, 08/10/2009 - 20:16
Normal topic Inline asm
by srimks
Mon, 08/10/2009 - 05:00 3
by srimks
Mon, 08/10/2009 - 05:00
Normal topic Prologue & Epilogue Help
by srimks
Mon, 08/10/2009 - 01:38 0
by srimks
Mon, 08/10/2009 - 01:38
Normal topic Intel C++ : _mm256_set1_ps suboptimal ?
by bronxzv
Sun, 08/09/2009 - 15:45 0
by bronxzv
Sun, 08/09/2009 - 15:45
Normal topic Selector to gate ?
by carsten2
Mon, 07/20/2009 - 20:17 1
by Shih Kuo (Intel)
Thu, 08/06/2009 - 15:40
Normal topic Generating Prefetch Instructions in AVX code...
by twilkens
Thu, 07/30/2009 - 10:49 5
by Martyn Corden (...
Tue, 08/04/2009 - 11:40
Normal topic Deprecate x87 FPU?
by jeff_keasler
Mon, 08/03/2009 - 22:04 1
by Tim Prince
Mon, 08/03/2009 - 22:30
Normal topic CPU Instruction counter register
by nuclear_scientist
Fri, 07/31/2009 - 09:37 1
by Tim Prince
Fri, 07/31/2009 - 09:37
Normal topic RBX: Segmentation Error.
by srimks
Tue, 07/28/2009 - 09:04 3
by Shih Kuo (Intel)
Tue, 07/28/2009 - 09:09
Normal topic movd instruction not working with Masm 8.0
by slider77
Wed, 07/22/2009 - 14:04 1
by mazegen
Wed, 07/22/2009 - 14:04
Normal topic Intel SIMD - Processor Roadmap
by leec
Tue, 07/21/2009 - 23:10 3
by leec
Tue, 07/21/2009 - 23:10
Normal topic Behaviour of instructions on 32bit operands in 64 bit mode
by anujgarg2004gma...
Mon, 07/20/2009 - 02:33 4
by carsten2
Mon, 07/20/2009 - 02:33
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.