Can anyone tell me more specifically what the smart cache technology is? Except for the fact that it is a large last level shared cache. Are RAM addresses no longer mapped to cache addresses based on the associativity of the cache? How does the smart cache technology affect the mapping of RAM addresses to cache locations?
For more complete information about compiler optimizations, see our Optimization Notice.