Intel PCM and L1 cache

Intel PCM and L1 cache

Hi why Intel PCM (Intel® Performance Counter Monitor) does not support L1 cache counters? The interface do not provide functionality for this.

Will this be implemented in later version or can I collect/calculate these data from other samples counters?


6 posts / 0 new
Last post
For more complete information about compiler optimizations, see our Optimization Notice.

Hi Steffen,

the default pcm.x utility uses all counters available in PMU hardware to provide the metrics. Having additional metrics would mean dropping the existing ones in pcm.x. However you can use the custom event programming interface to program your events and metrics. You can find an example for it in pcm-tsx.cpp (it shows TSX metrics instead of the default ones).


Hi Roman,

thank you for your answer I will take a look at the pcm-tsx.cpp file. One additional question. Did PCM sample all cores or all spawned threads by a process or only one core?




it counts events on all cores or/and the cores you choose.

Hi and what is the default behavior when I only get one Instance of PCM?

every pcm.x instance counts events from all cores in the system

Leave a Comment

Please sign in to add a comment. Not a member? Join today