Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Repliessort descending Last Post
Normal topic unaligned data access for -xHost option on Intel-AVX platform
by felixdietzsch
Fri, 06/13/2014 - 05:41 1
by Tim P.
Fri, 06/13/2014 - 06:10
Normal topic How to check a large list of Indexed URL in search engine using a Java Program
by Find N.
Wed, 09/23/2015 - 04:20 1
by Travis D.
Sat, 09/26/2015 - 16:20
Normal topic Intel Rapid Start Technology
by rocknblogger
Fri, 06/22/2012 - 17:42 1
by Wander Gomes
Mon, 06/25/2012 - 19:56
Normal topic Skylake 4 cores L3 miss rate
by bb b.
Fri, 03/25/2016 - 15:21 1
by McCalpin, John
Tue, 03/29/2016 - 07:28
Normal topic Is there an interaction between P-states and C1 state?
by McCalpin, John
Wed, 03/19/2014 - 10:31 1
by McCalpin, John
Tue, 07/15/2014 - 14:14
Normal topic Clks busy with Page Miss Handler on PMC 0x08 and 0x49
by perfwise
Fri, 09/16/2011 - 20:00 1
by Patrick Fay (Intel)
Tue, 09/20/2011 - 15:13
Normal topic What is UBox, Cbo, sbo, HA, iMC, IRP, PCU, QPI, R2PCIe, R3QPI and etc.
by GHui
Tue, 08/04/2015 - 02:34 1
by McCalpin, John
Tue, 08/04/2015 - 08:48
Normal topic Intel Speed Shift on Broadwell
by Bo W.
Fri, 09/15/2017 - 07:17 1
by Bo W.
Wed, 09/20/2017 - 07:47
Normal topic Reading Events from Intel(R) Xeon(R) CPU E5-1650
by gokussj9
Sat, 07/20/2013 - 11:18 1
by Patrick Fay (Intel)
Mon, 07/22/2013 - 09:41
Normal topic MLC to support CoD for Haswell-EP or -EX
by drMikeT
Tue, 03/31/2015 - 09:38 1
by Vish Viswanatha...
Tue, 03/31/2015 - 12:52
Normal topic Random and consecutively access and L2/L3 cache hit ratio
by Marcin W.
Thu, 09/19/2013 - 08:26 1
by iliyapolak
Sat, 09/21/2013 - 13:12
Normal topic How to build PCM files on windows server OS using visual studio or eclipse?
by Erons O.
Wed, 06/15/2016 - 11:09 1
by Roman Dementiev...
Wed, 06/22/2016 - 05:57
Normal topic Inaccuracy from Memory read/write bytes when using PCM-2.11 on Core i7 5960X Haswell-E
by Zeke W.
Fri, 10/07/2016 - 20:28 1
by McCalpin, John
Mon, 10/10/2016 - 12:23
Normal topic How to monitor the integer arithmetic performance
by GHui
Tue, 10/10/2017 - 20:22 1
by Thomas R.
Wed, 10/11/2017 - 01:40
Normal topic Intel HD Graphics, what is what
by layman11
Fri, 08/17/2012 - 08:40 1
by Mikhail Smirnov
Mon, 08/20/2012 - 07:26
Normal topic AES-NI instructions statistics
by vlad3
Fri, 08/19/2011 - 01:02 1
by Patrick Fay (Intel)
Fri, 08/19/2011 - 01:02
Normal topic Intel PCM vs. perf_event/PAPI correlation
by Dan Z.
Tue, 04/26/2016 - 02:39 1
by Roman Dementiev...
Tue, 04/26/2016 - 04:23
Normal topic Questions on the Memory Latency Checker tool mlc v2.01
by drMikeT
Wed, 09/03/2014 - 13:01 1
by McCalpin, John
Fri, 09/05/2014 - 08:13
Normal topic Documentation on clock cycles for various Sandy Bridge instructions?
by christian.conve...
Wed, 01/18/2012 - 14:12 1
by Patrick Fay (Intel)
Wed, 01/18/2012 - 17:39
Normal topic Interpreting READ / WRITE from PCM
by Kyle Brandt
Wed, 04/11/2012 - 11:51 1
by Patrick Fay (Intel)
Wed, 04/11/2012 - 12:41
Normal topic Проблема с intel vmf sdk для windows-7,32b, msvc 2010
by Belova A.
Thu, 03/05/2015 - 00:07 1
by Patrick Fay (Intel)
Fri, 03/06/2015 - 07:47
Normal topic Cache Set
by Rafael Silva
Mon, 06/25/2012 - 17:19 1
by Wander Gomes
Mon, 06/25/2012 - 19:54
Normal topic Unsupported Model 61 (Intel PCM)
by Guillermo F.
Mon, 04/04/2016 - 03:41 1
by Guillermo F.
Mon, 04/04/2016 - 06:44
Normal topic Is it possible to use RAPL interfaces on Xeon E3 1200 (v2, v3) processors?
by jang, jaeyoung
Thu, 11/21/2013 - 02:20 1
by Patrick Fay (Intel)
Thu, 11/21/2013 - 07:37
Normal topic Trouble getting useful information from the PCM
by Kirk S.
Sun, 03/30/2014 - 13:48 1
by Roman Dementiev...
Mon, 03/31/2014 - 00:04
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.