Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Postsort ascending
Normal topic PCIe NUMA Affinity on Haswell & Ivy Bridge
by John S.
Wed, 04/22/2015 - 20:18 2
by McCalpin, John
Thu, 04/23/2015 - 12:17
Normal topic How to enforce pointer incrementation while forbidding compiler to play smart
This topic has been moved to "Intel® C++ Compiler" (View topic)
Normal topic µops and nops and LCPs
by Chris S.
Thu, 04/16/2015 - 11:21 2
by Chris S.
Thu, 04/16/2015 - 19:59
Hot topic Processor and DRAM Power Measurement Platform
by gokussj9
Wed, 04/17/2013 - 08:46 16
by Patrick Fay (Intel)
Thu, 04/16/2015 - 08:51
Normal topic What is the relationship between PMU and PEBS for intel CPU?
by Nan X.
Mon, 03/09/2015 - 19:07 3
by Roman Dementiev...
Mon, 04/13/2015 - 07:42
Hot topic How to find the Individual core L1 and L2 cache hit/miss on the multicore environment
by Hemanth K.
Tue, 04/07/2015 - 03:17 17
by Hemanth K.
Mon, 04/13/2015 - 05:07
Normal topic IvyBridge CPU part performance degradation when GPU part used for computations
by Raistmer
Fri, 04/10/2015 - 14:08 6
by iliyapolak
Mon, 04/13/2015 - 00:06
Normal topic Cache speed problems.
by Kasutaja A.
Thu, 04/09/2015 - 03:43 7
by McCalpin, John
Fri, 04/10/2015 - 09:09
Normal topic Calculation of DRAM Power using MSR
by Pramodkumar P.
Thu, 04/09/2015 - 00:09 4
by Pramodkumar P.
Fri, 04/10/2015 - 06:49
Normal topic Ideal vectorization speed-up with SSE2 and MIC512 - not AVX?
by CK
Thu, 04/09/2015 - 07:48 4
by CK
Fri, 04/10/2015 - 02:31
Normal topic an issue on performance optimization by Intel compiler
by WEI Z. (Intel)
Thu, 03/26/2015 - 05:45 14
by iliyapolak
Wed, 04/08/2015 - 01:26
Normal topic Can I force the compiler to pay attention to my intrinsics?
by McCalpin, John
Wed, 04/01/2015 - 19:19 5
by McCalpin, John
Sun, 04/05/2015 - 08:23
Normal topic Change in Turbo policy for Xeon E5 v3?
by McCalpin, John
Wed, 03/25/2015 - 06:39 7
by McCalpin, John
Sat, 04/04/2015 - 12:04
Normal topic Some question about performace counter and how to read them
by Hamid Reza K.
Wed, 04/01/2015 - 11:18 3
by McCalpin, John
Fri, 04/03/2015 - 07:26
Normal topic Non-temporal stores and fences
by c0d1f1ed
Thu, 04/02/2015 - 08:01 4
by Patrick Fay (Intel)
Thu, 04/02/2015 - 16:51
Normal topic Question about Core Specificity Encoding option for reading cpu performace counters
by Hamid Reza K.
Wed, 04/01/2015 - 10:43 1
by McCalpin, John
Wed, 04/01/2015 - 11:13
Normal topic MLC to support CoD for Haswell-EP or -EX
by drMikeT
Tue, 03/31/2015 - 09:38 1
by Vish Viswanatha...
Tue, 03/31/2015 - 12:52
Normal topic What is the signal raised when execution stage detects a misprediction?
by T C
Sat, 03/07/2015 - 10:11 1
by Seth Abraham (Intel)
Fri, 03/27/2015 - 12:36
Normal topic i5 Haswell power limitting registers
by Martin D.
Sat, 01/03/2015 - 12:11 2
by iliyapolak
Wed, 03/25/2015 - 10:44
Normal topic Information about PCM PCIe counters
by Anuj K.
Tue, 03/24/2015 - 22:32 3
by Patrick Lu (Intel)
Wed, 03/25/2015 - 09:55
Normal topic PCM usage as Perf
by Mourad B.
Mon, 03/09/2015 - 11:11 1
by Patrick Fay (Intel)
Wed, 03/25/2015 - 07:31
Hot topic [PCM] QPI traffic reported all zeros
by Thomas Willhalm...
Mon, 09/23/2013 - 06:23 49
by Mrunal G.
Tue, 03/24/2015 - 10:23
Normal topic Varying CPU usage despite the same test pattern
by Oleg A.
Tue, 04/01/2014 - 11:22 14
by iliyapolak
Tue, 03/24/2015 - 07:00
Normal topic Block Matrix Multiplication With Cilk?
by Patrick P.
Fri, 03/20/2015 - 02:09 1
by Tim P.
Fri, 03/20/2015 - 08:49
Normal topic XFreq for Intel : need beta testers
by CyrIng
Sun, 03/08/2015 - 06:10 1
by CyrIng
Fri, 03/20/2015 - 00:29
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.