Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Postsort ascending
Normal topic Effect of DVFS on memory load latency information using PEBS on Haswell
by sridutt
Thu, 02/02/2017 - 20:14 3
by McCalpin, John
Mon, 02/06/2017 - 14:24
Normal topic Disabling turbo boost for only some cores on a socket
by Travis D.
Tue, 01/31/2017 - 14:00 4
by Travis D.
Fri, 02/03/2017 - 12:17
Normal topic The sample code for capping power consumption by RAPL interface/driver
by Kevin
Mon, 01/09/2017 - 18:19 1
by sridutt
Thu, 02/02/2017 - 22:11
Normal topic RAPL - Per Core Power Measurement / Capping
by Dave W.
Mon, 06/13/2016 - 08:43 5
by sridutt
Thu, 02/02/2017 - 21:45
Normal topic Intel Memory Latency Checker V3.0 released
by Thomas Willhalm...
Wed, 11/11/2015 - 11:50 5
by Travis D.
Thu, 02/02/2017 - 12:17
Normal topic Performance prediction for floating-point heavy kernel
by Porter, Andrew
Fri, 12/02/2016 - 08:37 7
by Travis D.
Tue, 01/31/2017 - 19:01
Normal topic Page-Based Memory Types and L1 Cache
by Urs M.
Mon, 01/30/2017 - 07:11 1
by McCalpin, John
Mon, 01/30/2017 - 10:39
Normal topic L2 instruction fetch misses much higher than L1 instruction fetch misses
by Marco G.
Sun, 01/29/2017 - 01:37 0
by Marco G.
Sun, 01/29/2017 - 01:37
Normal topic Why are there so many instances of esrv.exe running on my system?
by Charles K.
Fri, 01/27/2017 - 14:23 0
by Charles K.
Fri, 01/27/2017 - 14:23
Normal topic RAPL of Intel Atom C2758
by Mincheol S.
Wed, 01/25/2017 - 08:12 3
by McCalpin, John
Thu, 01/26/2017 - 10:40
Normal topic PCM Processor not supported
by Jeremie Lagraviere
Wed, 01/28/2015 - 06:38 6
by Roman Dementiev...
Wed, 01/25/2017 - 01:20
Normal topic Offcore_response counters and writebacks
by Milan R.
Sun, 01/22/2017 - 11:28 2
by Milan R.
Tue, 01/24/2017 - 07:54
Normal topic NUMA options in BIOS
by george g.
Thu, 06/04/2015 - 07:16 2
by Matthias F.
Tue, 01/24/2017 - 05:42
Normal topic Broadwell-EP (E5 v4) Performance Events
by Will N.
Wed, 01/18/2017 - 08:23 2
by Will N.
Thu, 01/19/2017 - 08:42
Normal topic [PCM] Processor Counter Monitor replaces Intel Performance Counter Monitor
by Thomas Willhalm...
Thu, 01/05/2017 - 11:59 2
by Thomas Willhalm...
Thu, 01/19/2017 - 08:40
Normal topic Measure cache miss on Broadwell DE using PCM
by Hongjun R.
Thu, 01/12/2017 - 01:16 1
by McCalpin, John
Thu, 01/12/2017 - 11:44
Normal topic The sample code for capping power consumption by RAPL interface/driver
by Kevin
Mon, 01/09/2017 - 17:28 0
by Kevin
Mon, 01/09/2017 - 17:28
Normal topic TECHNOLOGY INTEL RAPL HELP
by Luke L.
Sun, 01/08/2017 - 06:16 1
by McCalpin, John
Mon, 01/09/2017 - 10:39
Normal topic How to generate the Performance monitoring interrupt after every "N" retired instructions?
by Sanjeev D.
Thu, 01/07/2016 - 07:24 4
by Ilya Verbin
Fri, 01/06/2017 - 14:48
Normal topic [PCM] QPI traffic estimation - stopped functioning
by Andrew M.
Thu, 12/29/2016 - 12:31 2
by Andrew M.
Thu, 01/05/2017 - 17:25
Normal topic Benefits of fixed cpu base frequency to Multimedia Applications : Audio
by Ali A.
Thu, 01/05/2017 - 11:22 0
by Ali A.
Thu, 01/05/2017 - 11:22
Normal topic Measure memory bandwidth on Broadwell EX
by Harry L.
Fri, 12/09/2016 - 18:14 4
by Roman Dementiev...
Thu, 01/05/2017 - 01:14
Normal topic Haswell memory bandwidth
by Tim P.
Sun, 01/01/2017 - 03:08 3
by Thomas Willhalm...
Wed, 01/04/2017 - 04:11
Normal topic Sample code for PCIe Burst Transfer white paper by Intel?
by Sonny G.
Fri, 03/20/2015 - 19:48 7
by bmeardon
Thu, 12/29/2016 - 12:21
Normal topic Get the last level cache miss
by GHui
Tue, 12/20/2016 - 01:16 11
by McCalpin, John
Thu, 12/29/2016 - 08:54
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.