Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Post
Normal topic How is transmitted data assigned to a process by the ring bus system of Intel Sandy Bridge
by Steven P.
Mon, 10/12/2015 - 17:38 1
by McCalpin, John
Tue, 10/13/2015 - 12:56
Normal topic High impact of rdtsc
by Mark D.
Mon, 09/26/2016 - 09:17 5
by McCalpin, John
Thu, 09/29/2016 - 09:15
Normal topic TLB misses
by cagribal
Wed, 03/07/2012 - 03:30 3
by Patrick Fay (Intel)
Wed, 03/07/2012 - 03:30
Normal topic Monitoring PCIe Data for Xeon E5-2600
by funksoulbr
Sun, 02/02/2014 - 05:16 2
by funksoulbr
Mon, 02/03/2014 - 02:17
Normal topic pause instruction doesn't seem to reduce cpu usage / elect consumption
by Jog L.
Mon, 03/02/2015 - 01:24 4
by Jog L.
Mon, 03/02/2015 - 12:16
Normal topic Questions about Vtune time-sampling when interrupts are disabled.
by Guillermo Navarro
Wed, 08/01/2012 - 00:23 1
by Gary Carleton (...
Fri, 08/03/2012 - 16:27
Normal topic Different latency in desktop(i7-4770) and xeon(E5-2698) CPU
by kevin h.
Tue, 01/26/2016 - 19:00 0
by kevin h.
Tue, 01/26/2016 - 19:00
Normal topic PEBS for Haswell architecture
by kai w.
Mon, 11/28/2016 - 22:52 2
by Thomas Willhalm...
Fri, 12/02/2016 - 08:40
Normal topic How to get the L1, L2, and LLC miss rates from a Xeon 5140
by Guillermo Navarro
Thu, 05/31/2012 - 19:15 0
by Guillermo Navarro
Thu, 05/31/2012 - 19:15
Normal topic Intel PCM - Can not access CPUs Model Specific Registers MSR
by Mahieddine D.
Wed, 05/28/2014 - 08:52 7
by Patrick Fay (Intel)
Thu, 05/28/2015 - 06:19
Normal topic Little Bug about IntelPerformanceCounterMonitorV2.8/intelpcm.so/Makefile
by wayne z.
Fri, 05/08/2015 - 05:23 1
by Roman Dementiev...
Tue, 05/19/2015 - 00:42
Hot topic Sandy bridge performance degradation compare to Westmere
by amk21
Thu, 11/01/2012 - 04:05 42
by amk21
Wed, 11/28/2012 - 12:29
Normal topic Calculating Memory Bandwidth using perfmon2
by Shuja-ur-Rehman B.
Thu, 04/14/2016 - 03:44 0
by Shuja-ur-Rehman B.
Thu, 04/14/2016 - 03:44
Normal topic Package C-state Residency Counters
by CyrIng
Tue, 02/21/2017 - 09:51 3
by McCalpin, John
Mon, 07/10/2017 - 06:04
Normal topic Evaluating dfferent software prefetch schemes SandyBridge and later processors
by andy-nisbet
Wed, 07/25/2012 - 10:13 3
by McCalpin, John
Tue, 09/25/2012 - 15:53
Normal topic Intel Performance Counter Monitor (Intel PCM) 2.4 released
by Thomas Willhalm...
Tue, 03/26/2013 - 06:05 11
by Roman Dementiev...
Thu, 10/22/2015 - 03:43
Normal topic [PCM] Compilation fails when using VS 13
by Thomas Willhalm...
Thu, 06/11/2015 - 00:38 0
by Thomas Willhalm...
Thu, 06/11/2015 - 00:38
Normal topic Write Combine and non-temporal store's effect on IMC uncore events in Haswel-EX
by wang c.
Thu, 04/14/2016 - 07:12 9
by wang c.
Thu, 06/23/2016 - 08:23
Normal topic Counting number of uops
by Ayaz A.
Wed, 02/22/2017 - 10:19 3
by McCalpin, John
Fri, 02/24/2017 - 08:51
Normal topic Intel Performance Counter Monitor now supports Intel Xeon E7 series and 2nd generation Intel CoreTM processor family
by Thomas Willhalm...
Fri, 07/15/2011 - 08:26 0
by Thomas Willhalm...
Fri, 07/15/2011 - 08:26
Normal topic Power implications of disabling USB
by Thomas Willhalm...
Mon, 08/26/2013 - 11:20 1
by Patrick Fay (Intel)
Mon, 08/26/2013 - 12:17
Normal topic Can clflush evict any address
by Younis A.
Mon, 09/15/2014 - 13:39 2
by Younis A.
Wed, 09/17/2014 - 00:17
Normal topic Shared L1 data cache
by Divino C.
Sat, 06/08/2013 - 14:41 6
by Sergey Kostrov
Sun, 06/09/2013 - 21:32
Normal topic Intel Performance Counter Monitor (Intel PCM) 2.9 released
by Thomas Willhalm...
Mon, 08/17/2015 - 08:32 3
by Carlos V. (Intel)
Fri, 12/04/2015 - 09:47
Normal topic Monitoring C1 and C1E core c-state
by Daniele C.
Wed, 07/20/2016 - 05:29 1
by McCalpin, John
Wed, 07/20/2016 - 06:53
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.