Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Repliessort descending Last Post
Normal topic Advanced Diagnostics features of I210 Eth Controller (TDR, CFR)
by Vitalii K.
Tue, 07/26/2016 - 05:30 0
by Vitalii K.
Tue, 07/26/2016 - 05:30
Normal topic NUMA and win10
by Robert S.
Sat, 07/01/2017 - 18:00 0
by Robert S.
Sat, 07/01/2017 - 18:00
Normal topic [PCM] Compilation fails when using VS 13
by Thomas Willhalm...
Thu, 06/11/2015 - 00:38 0
by Thomas Willhalm...
Thu, 06/11/2015 - 00:38
Normal topic PCM on Windows 10 - PMEM device error
by Chandra V.
Thu, 03/01/2018 - 02:58 0
by Chandra V.
Thu, 03/01/2018 - 02:58
Normal topic Intel Performance Counter Monitor (Intel PCM) V2.10 released
by Thomas Willhalm...
Tue, 11/17/2015 - 09:25 0
by Thomas Willhalm...
Tue, 11/17/2015 - 09:25
Normal topic Disable onboard graphics to save power?
by Charlie H.
Mon, 04/03/2017 - 13:12 0
by Charlie H.
Mon, 04/03/2017 - 13:12
Normal topic How to build WinMsrDriver of Intel PCM (version 2.11) with Visual Studio 2015 under Windows 10?
by Jeremy W.
Sat, 08/27/2016 - 11:50 0
by Jeremy W.
Sat, 08/27/2016 - 11:50
Normal topic How to program GPU clock rate?
by Kocsis, Andor
Thu, 04/19/2018 - 13:22 0
by Kocsis, Andor
Thu, 04/19/2018 - 13:22
Normal topic How to get the L1, L2, and LLC miss rates from a Xeon 5140
by Guillermo Navarro
Thu, 05/31/2012 - 19:15 0
by Guillermo Navarro
Thu, 05/31/2012 - 19:15
Normal topic About PMU
by Kelvin C.
Sun, 09/24/2017 - 20:15 0
by Kelvin C.
Sun, 09/24/2017 - 20:15
Normal topic Intel Performance Counter Monitor now supports Intel Xeon E7 series and 2nd generation Intel CoreTM processor family
by Thomas Willhalm...
Fri, 07/15/2011 - 08:26 0
by Thomas Willhalm...
Fri, 07/15/2011 - 08:26
Normal topic Subsetting question regarding DGER
by Mazur, Luke
Tue, 01/30/2018 - 19:10 0
by Mazur, Luke
Tue, 01/30/2018 - 19:10
Normal topic [BUG][AVX] Invalid code generation using _mm256_unpacklo_pd and _mm256_permute2f128_pd
This topic has been moved to "Intel® C++ Compiler" (View topic)
Normal topic Sustained 2r1w/cycle GPR code on Skylake architecture
by Jens N.
Tue, 02/28/2017 - 09:35 0
by Jens N.
Tue, 02/28/2017 - 09:35
Normal topic Placing DIMMs in Self-refresh mode
by Swanson, Steven
Fri, 06/15/2018 - 00:11 0
by Swanson, Steven
Fri, 06/15/2018 - 00:11
Normal topic BIOS detects only 2 of 3 QPI ports on Intel Xeon E7-8870 v3
by surim
Fri, 07/29/2016 - 05:00 0
by surim
Fri, 07/29/2016 - 05:00
Normal topic Instruction Length Decoder, and ILD_STALL.REGEN
by Benedict E.
Tue, 04/11/2017 - 01:37 0
by Benedict E.
Tue, 04/11/2017 - 01:37
Normal topic What's different between R2PCIe Performance and CBo Performance?
by GHui
Tue, 09/12/2017 - 04:04 0
by GHui
Tue, 09/12/2017 - 04:04
Normal topic microcode processor update: what processors are supported and what version is inside update?
by Peter V.
Mon, 07/06/2015 - 08:30 0
by Peter V.
Mon, 07/06/2015 - 08:30
Normal topic Core and L3 numbering vs physical layout on Xeon Platinum 8160 (and KNL)
by McCalpin, John
Thu, 05/03/2018 - 08:04 0
by McCalpin, John
Thu, 05/03/2018 - 08:04
Normal topic BACLEAR and BPUCLEAR
by perfwise
Thu, 02/21/2013 - 12:04 0
by perfwise
Thu, 02/21/2013 - 12:04
Normal topic can you give PCIe reads/writes priority over reads/writes from the cores?
by unclejoe
Wed, 06/08/2016 - 17:56 0
by unclejoe
Wed, 06/08/2016 - 17:56
Normal topic Haswell PMU HW doesn't support sampling/overflow-interrupts (LBR)???
by Mark D.
Thu, 05/18/2017 - 10:17 0
by Mark D.
Thu, 05/18/2017 - 10:17
Normal topic XTU Options for Core and Cache
by George P.
Tue, 03/22/2016 - 00:57 0
by George P.
Tue, 03/22/2016 - 00:57
Normal topic Performance monitoring of mulss and imul on SMT
by rp
Thu, 04/21/2016 - 10:02 0
by rp
Thu, 04/21/2016 - 10:02
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.