Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Post
Normal topic feasibility of an application on atom processor
by Sridevi B.
Sun, 07/13/2014 - 03:22 3
by Sridevi B.
Fri, 07/18/2014 - 04:20
Normal topic Difference between "CPU_CLK_UNHALTED.CORE" and "CPU_CLK_UNHALTED.REF"
by Xia Z.
Thu, 04/18/2013 - 00:53 8
by iliyapolak
Thu, 10/10/2013 - 22:35
Normal topic Counting native events
by Vincent B.
Mon, 06/29/2015 - 08:08 1
by Thomas Willhalm...
Mon, 06/29/2015 - 08:38
Normal topic Intel PCM V2.10 on El Capitan
by Brian V.
Fri, 05/06/2016 - 14:08 0
by Brian V.
Fri, 05/06/2016 - 14:08
Normal topic Disabling Hardware Prefetch and Adjacent Cache Line Fetch in Sandy/Ivy Bridge without BIOS Support
by Adam J.
Wed, 07/31/2013 - 14:31 5
by iliyapolak
Tue, 08/06/2013 - 02:31
Normal topic Intel Performance Counter Monitor now supports Intel Xeon E7 series and 2nd generation Intel CoreTM processor family
by Thomas Willhalm...
Fri, 07/15/2011 - 08:26 0
by Thomas Willhalm...
Fri, 07/15/2011 - 08:26
Normal topic Counting number of uops
by Ayaz A.
Wed, 02/22/2017 - 10:19 3
by McCalpin, John
Fri, 02/24/2017 - 08:51
Normal topic How to find out whether the last-level cache is shared between CPU and GPU?
by Bo W.
Mon, 10/20/2014 - 23:09 3
by iliyapolak
Tue, 10/21/2014 - 07:42
Normal topic The event CYCLE_ACTIVITY.STALLS_LDM_PENDING and CYCLE_ACTIVITY.STALLS_L1D_PENDING
by Yanjing Z.
Sat, 06/29/2013 - 07:40 1
by iliyapolak
Mon, 07/01/2013 - 10:09
Normal topic Stream Benchmark
by Grischa J.
Wed, 09/16/2015 - 08:54 2
by McCalpin, John
Wed, 09/16/2015 - 12:18
Normal topic Intel PCM (version 2.11) under Windows XP
by Jeremy W.
Sat, 08/27/2016 - 04:06 2
by Jeremy W.
Mon, 08/29/2016 - 07:29
Normal topic two questions about vtune.
by Wang Ruifeng
Mon, 09/09/2013 - 23:11 1
by Patrick Fay (Intel)
Tue, 09/10/2013 - 08:43
Normal topic Can not enable the "branch trace store" on SandyBridge
by yakovxu
Wed, 01/04/2012 - 05:35 5
by Patrick Fay (Intel)
Wed, 01/04/2012 - 08:43
Normal topic CR0 register, CD bit
by Urs M.
Wed, 06/28/2017 - 08:56 2
by Urs M.
Wed, 07/05/2017 - 09:45
Normal topic not counted when trying PEBS with perf
by Zhu G.
Sat, 02/07/2015 - 07:31 3
by Patrick Fay (Intel)
Sat, 04/25/2015 - 07:24
Normal topic Memory bandwidth without uncore counters
by Anatoly S.
Thu, 12/17/2015 - 22:35 2
by Thomas Willhalm...
Fri, 12/18/2015 - 06:41
Normal topic HW centric platform view on vtune
by Pradeep R.
Thu, 10/27/2016 - 08:39 4
by Pradeep R.
Wed, 11/02/2016 - 01:52
Normal topic machine balance in turboboost
by Black.S
Fri, 12/06/2013 - 08:20 13
by Black.S
Fri, 04/25/2014 - 23:01
Normal topic Intel PCM - errors while using PCM.exe
by pranith
Tue, 04/03/2012 - 08:08 13
by Patrick Fay (Intel)
Tue, 09/10/2013 - 09:01
Normal topic What is the problem that cause deadlock when I'm using LOCK# prefix inside PMI handler??
by Kelvin C.
Thu, 11/02/2017 - 02:12 0
by Kelvin C.
Thu, 11/02/2017 - 02:12
Normal topic Ideal vectorization speed-up with SSE2 and MIC512 - not AVX?
by CK
Thu, 04/09/2015 - 07:48 4
by CK
Fri, 04/10/2015 - 02:31
Normal topic write only memory bandwidth
by zachary w.
Thu, 09/27/2012 - 23:38 10
by McCalpin, John
Wed, 10/17/2012 - 11:08
Normal topic Sandy Bridge i5-2500k uncore ARB events
by Ying Y.
Tue, 03/08/2016 - 08:58 3
by A T. (Intel)
Mon, 03/21/2016 - 09:27
Normal topic L2 instruction fetch misses much higher than L1 instruction fetch misses
by Marco G.
Sun, 01/29/2017 - 01:37 0
by Marco G.
Sun, 01/29/2017 - 01:37
Normal topic Single-threaded memory performance for dual socket Xeon E5-* systems
by Thomas B.
Fri, 04/11/2014 - 12:38 5
by McCalpin, John
Mon, 04/14/2014 - 08:02
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.