Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Post
Normal topic Memory bandwidth without uncore counters
by Anatoly S.
Thu, 12/17/2015 - 22:35 2
by Thomas Willhalm...
Fri, 12/18/2015 - 06:41
Normal topic Inefficient assembler code generated for a simple while-loop?
by tj1
Tue, 07/03/2012 - 06:13 2
by tj1
Wed, 07/04/2012 - 02:50
Normal topic Performance Counters on SandyBridge
by Yunqi Z.
Fri, 02/15/2013 - 13:45 12
by Yunqi Z.
Mon, 02/18/2013 - 11:35
Normal topic Intel PCM - Can not access CPUs Model Specific Registers MSR
by Mahieddine D.
Wed, 05/28/2014 - 08:52 7
by Patrick Fay (Intel)
Thu, 05/28/2015 - 06:19
Normal topic Little Bug about IntelPerformanceCounterMonitorV2.8/intelpcm.so/Makefile
by wayne z.
Fri, 05/08/2015 - 05:23 1
by Roman Dementiev...
Tue, 05/19/2015 - 00:42
Normal topic Sandy Bridge i5-2500k uncore ARB events
by Ying Y.
Tue, 03/08/2016 - 08:58 3
by A T. (Intel)
Mon, 03/21/2016 - 09:27
Normal topic Intel PCM V2.10 on El Capitan
by Brian V.
Fri, 05/06/2016 - 14:08 0
by Brian V.
Fri, 05/06/2016 - 14:08
Normal topic How to recognize wthat a applications exacting to latency ?
by Black.S
Sat, 04/01/2017 - 01:51 4
by Black.S
Thu, 04/20/2017 - 10:42
Closed topic Strange behaviour of Intel Xeon E3-1220v2
by Tommy F.
Tue, 05/14/2013 - 15:05 1
by Patrick Fay (Intel)
Tue, 05/14/2013 - 15:46
Normal topic Package Power of Intel SB
by Fabian Oboril
Sun, 11/13/2011 - 04:30 2
by Patrick Fay (Intel)
Fri, 11/18/2011 - 06:07
Normal topic Intel PCM (version 2.11) under Windows XP
by Jeremy W.
Sat, 08/27/2016 - 04:06 2
by Jeremy W.
Mon, 08/29/2016 - 07:29
Normal topic Which is memory bandwidth performance counter on Intel Gold 6148 CPU
by GHui
Mon, 08/21/2017 - 23:00 7
by McCalpin, John
Tue, 09/05/2017 - 08:39
Normal topic DTLB miss counting discrepancy (?)
by arkaprava.basu
Tue, 07/30/2013 - 23:35 5
by perfwise
Thu, 08/01/2013 - 15:25
Normal topic Power implications of disabling USB
by Thomas Willhalm...
Mon, 08/26/2013 - 11:20 1
by Patrick Fay (Intel)
Mon, 08/26/2013 - 12:17
Normal topic Can clflush evict any address
by Younis A.
Mon, 09/15/2014 - 13:39 2
by Younis A.
Wed, 09/17/2014 - 00:17
Normal topic intel xeon hardware cache events not supported
by Jacob K.
Sat, 07/25/2015 - 03:55 1
by McCalpin, John
Mon, 07/27/2015 - 13:41
Normal topic TLB misses
by cagribal
Wed, 03/07/2012 - 03:30 3
by Patrick Fay (Intel)
Wed, 03/07/2012 - 03:30
Normal topic HW centric platform view on vtune
by Pradeep R.
Thu, 10/27/2016 - 08:39 4
by Pradeep R.
Wed, 11/02/2016 - 01:52
Normal topic Hide DRAM latency with concurrent access
by Vaclav L.
Thu, 11/30/2017 - 15:41 1
by McCalpin, John
Fri, 12/01/2017 - 07:37
Normal topic Questions about Vtune time-sampling when interrupts are disabled.
by Guillermo Navarro
Wed, 08/01/2012 - 00:23 1
by Gary Carleton (...
Fri, 08/03/2012 - 16:27
Normal topic [BUG][AVX] Invalid code generation using _mm256_unpacklo_pd and _mm256_permute2f128_pd
This topic has been moved to "Intel® C++ Compiler" (View topic)
Normal topic Per core energy analysis
by ARNAB R.
Sat, 12/20/2014 - 23:49 2
by iliyapolak
Tue, 12/23/2014 - 10:37
Normal topic How is transmitted data assigned to a process by the ring bus system of Intel Sandy Bridge
by Steven P.
Mon, 10/12/2015 - 17:38 1
by McCalpin, John
Tue, 10/13/2015 - 12:56
Normal topic How to get the L1, L2, and LLC miss rates from a Xeon 5140
by Guillermo Navarro
Thu, 05/31/2012 - 19:15 0
by Guillermo Navarro
Thu, 05/31/2012 - 19:15
Normal topic L2 instruction fetch misses much higher than L1 instruction fetch misses
by Marco G.
Sun, 01/29/2017 - 01:37 0
by Marco G.
Sun, 01/29/2017 - 01:37
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.