Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
Topic / Topic starter Post date Repliessort descending Last Post
Normal topic RAPL DRAM power limit
by Saeid B.
Tue, 02/17/2015 - 14:07 2
by Huazhe Z.
Mon, 03/02/2015 - 16:53
Normal topic Sandy Bridge L2 Writeback to L3, PMC 0xF2
by perfwise
Thu, 09/15/2011 - 15:48 2
by perfwise
Thu, 09/15/2011 - 15:48
Normal topic PCM conflict with VTune
by Ildar A.
Sun, 10/12/2014 - 15:47 2
by Thomas Willhalm...
Mon, 11/10/2014 - 01:52
Normal topic How to know the exact cache associative on processor
by zhangyihere
Wed, 08/01/2012 - 05:29 2
by iliyapolak
Sat, 12/22/2012 - 01:06
Normal topic pcm tools for DIMMs
by Saptarshi S.
Sat, 09/07/2013 - 22:48 2
by John D. McCalpin
Tue, 09/10/2013 - 09:58
Normal topic Loop Versioning in Intel compiler
by zakaria-bendifallah
Fri, 07/22/2011 - 10:11 2
by Sergey Kostrov
Mon, 11/28/2011 - 21:07
Normal topic enabling s/w prefetching
by ramacn
Tue, 04/03/2012 - 16:50 2
by ramacn
Tue, 04/03/2012 - 16:50
Normal topic Problem when using profile-guided optimization
by morfast
Tue, 07/03/2012 - 06:25 2
by morfast
Thu, 07/05/2012 - 06:05
Normal topic Voltage Regulator Test Tool (VRTT) Software Issues
by Brydon Murray
Mon, 06/11/2012 - 11:52 2
by Brydon Murray
Mon, 06/11/2012 - 15:30
Normal topic Intel IOMeter problem - why Windows multi-threading data fetching is much much faster than IOMeter?
by zhaonaiy
Thu, 02/09/2012 - 22:59 2
by Sergey Kostrov
Wed, 02/15/2012 - 07:49
Normal topic MSR 0x1AD (Turbo Ratio Limits)
by revogirl
Mon, 04/23/2012 - 05:08 2
by revogirl
Tue, 04/24/2012 - 02:24
Normal topic Measuring executed floating-point operations on Haswell
by arbor
Mon, 03/10/2014 - 15:06 3
by iliyapolak
Tue, 03/11/2014 - 06:06
Normal topic Fluctuating FLOP count on Sandy Bridge
by styc
Tue, 03/05/2013 - 21:22 3
by iliyapolak
Sat, 03/30/2013 - 00:26
Normal topic Configuring cache partitioning; how?
by Tim Day
Thu, 07/31/2014 - 10:03 3
by John D. McCalpin
Thu, 07/31/2014 - 16:46
Normal topic Xeon E5-2600 uncore PCU event confusion
by John D. McCalpin
Tue, 09/25/2012 - 12:20 3
by John D. McCalpin
Mon, 10/01/2012 - 09:01
Normal topic How to find out whether the last-level cache is shared between CPU and GPU?
by Bo W.
Mon, 10/20/2014 - 23:09 3
by iliyapolak
Tue, 10/21/2014 - 07:42
Normal topic relocation truncated to fit
by Ben Foster
Fri, 03/29/2013 - 07:57 3
by Patrick Fay (Intel)
Fri, 03/29/2013 - 09:36
Normal topic PEBS Counters and Linux "perf" utility
by Sanath Jayasena
Fri, 06/29/2012 - 14:45 3
by Hussam Mousa (Intel)
Fri, 08/17/2012 - 07:55
Normal topic RAPL:Package Power Estimation and capping
by Masakazu K.
Wed, 01/09/2013 - 02:28 3
by iliyapolak
Fri, 01/18/2013 - 13:44
Normal topic where to find Uncore Performance Analysis Guide for westmere-ex Xeon MP
by Black.S
Fri, 10/18/2013 - 11:44 3
by Black.S
Fri, 10/18/2013 - 21:16
Normal topic Measuring MCT read/write request, how to in PMC
by perfwise
Wed, 10/19/2011 - 08:51 3
by Patrick Fay (Intel)
Wed, 10/19/2011 - 08:51
Normal topic Intel PCM - When I press Ctrl+C, pcm.x is blocked.
by GHui
Wed, 02/08/2012 - 23:43 3
by GHui
Thu, 03/22/2012 - 05:23
Normal topic PEBS on Windows
by ja123
Mon, 02/04/2013 - 11:20 3
by iliyapolak
Mon, 02/04/2013 - 21:31
Normal topic Preformance between Intel Assembly vs Intel Intrinsics
by Uday Krishna G.
Wed, 02/12/2014 - 04:47 3
by iliyapolak
Wed, 02/12/2014 - 07:19
Normal topic How does core get data from uncacheable memory?
by zhangyihere
Wed, 07/31/2013 - 08:15 3
by iliyapolak
Tue, 08/06/2013 - 02:46
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.