Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
Intel monitors this forum Monday – Friday, 09:00 – 17:00 Pacific Time (GMT –7:00). Depending on the amount of research we need to do to track down the answer, it may take a day or two for us to respond.
Topic / Topic starter Post date Replies Last Post
Normal topic Profiling memory accesses - which counters overlap with which?
by Adrian C.
Tue, 09/03/2013 - 10:57 0
by Adrian C.
Tue, 09/03/2013 - 10:57
Normal topic Intel® 5 Series HM55 chipset Power-Up questions
by Lior M.
Thu, 10/02/2014 - 00:42 2
by Lior M.
Sun, 10/05/2014 - 01:10
Normal topic Power Capping by Power Governor and Power Gadget on Linux
by Kevin
Wed, 02/10/2016 - 08:47 9
by Koji T.
Tue, 06/21/2016 - 12:59
Normal topic Measure memory bandwidth on Broadwell EX
by Harry L.
Fri, 12/09/2016 - 18:14 4
by Roman Dementiev...
Thu, 01/05/2017 - 01:14
Normal topic Single stepping on branches, exception or interrupts.
by stott1
Fri, 02/10/2012 - 23:56 4
by stott1
Fri, 02/10/2012 - 23:56
Normal topic Core i5 2nd Generation (Sandy Bridge) - Disable only cache L2/L3
by Ciro V.
Sun, 09/23/2012 - 02:56 0
by Ciro V.
Sun, 09/23/2012 - 02:56
Normal topic Sandy Bridge RAPL energy counter overlap?
by McCalpin, John
Wed, 09/04/2013 - 15:42 0
by McCalpin, John
Wed, 09/04/2013 - 15:42
Normal topic Error building Intel Performance Counter Monitor kext on OSX 10.9
by Jorge G.
Sat, 10/11/2014 - 00:34 2
by Jorge G.
Tue, 10/14/2014 - 02:40
Normal topic Unlocked Devil's Canyon/Skylake processor overclocking in Linux
by Galim
Sat, 02/13/2016 - 10:34 2
by CyrIng
Wed, 11/09/2016 - 15:19
Normal topic openMP difference 32 vs 64-bit
by Windyman
Tue, 12/13/2016 - 02:39 7
by McCalpin, John
Wed, 12/14/2016 - 08:39
Normal topic Why is my application not able to reach core i7 920 peak FP performance
by Dan Leakin
Wed, 02/29/2012 - 06:35 4
by Patrick Fay (Intel)
Wed, 02/29/2012 - 06:35
Normal topic Minimum Redirect Latency from IF/DE and Uop$
by perfwise
Tue, 02/12/2013 - 06:09 9
by iliyapolak
Thu, 02/21/2013 - 21:51
Normal topic How to find the reason for poor scalability in xeon phi?
by Surya Narayanan N.
Thu, 11/21/2013 - 10:08 7
by Black.S
Fri, 12/06/2013 - 20:57
Normal topic Offcore counters for each core in a socket
by Jithin Parayil T.
Tue, 02/03/2015 - 14:11 2
by Jithin Parayil T.
Thu, 02/05/2015 - 11:13
Normal topic Disabling cache coherancy
by balu.r.0212
Mon, 05/14/2012 - 04:00 2
by balu.r.0212
Wed, 05/16/2012 - 04:28
Normal topic Modifying QPI Routing Table Array.
by wonjun s.
Thu, 05/09/2013 - 11:31 1
by Patrick Fay (Intel)
Thu, 05/09/2013 - 12:54
Normal topic Varying CPU usage despite the same test pattern
by Oleg A.
Tue, 04/01/2014 - 11:22 14
by iliyapolak
Tue, 03/24/2015 - 07:00
Normal topic Non-temporal stores and fences
by c0d1f1ed
Thu, 04/02/2015 - 08:01 4
by Patrick Fay (Intel)
Thu, 04/02/2015 - 16:51
Normal topic Attention: Windows Update problems on Windows XP 32-bit OS
by Sergey Kostrov
Tue, 07/17/2012 - 21:52 6
by iliyapolak
Thu, 07/19/2012 - 14:01
Normal topic isCoreOnline will always return false if /proc/cpuinfo doesn't print "physical id" and / or "core id"
by Valentin Bondzio
Mon, 06/22/2015 - 01:41 10
by Valentin Bondzio
Tue, 06/23/2015 - 05:36
Normal topic Efficiently multiplying an array/vector by a constant with AVX
by dehvidc1
Tue, 05/03/2016 - 21:20 1
by Tim P.
Wed, 05/04/2016 - 04:16
Normal topic Weird Derived Cache Latency
by Min X.
Mon, 03/27/2017 - 20:15 1
by Thomas Willhalm...
Tue, 03/28/2017 - 02:16
Normal topic PCM 2.5.1 - missing CPU model for MacBook Air with i7-4650U?
by Rolf Andersson
Sat, 07/27/2013 - 20:45 5
by Roman Dementiev...
Mon, 07/29/2013 - 07:40
Normal topic Inconsistent L2 HW Prefetch behavior on Haswell
by McCalpin, John
Tue, 09/08/2015 - 14:00 3
by McCalpin, John
Fri, 09/11/2015 - 13:07
Normal topic Tracking what prevents the processor from entering deeper PCStates
by Victor P.
Mon, 08/15/2016 - 10:43 0
by Victor P.
Mon, 08/15/2016 - 10:43
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.