Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Post
Hot topic HowTo MSR for Turbo Ratios ?
by CyrIng
Thu, 01/09/2014 - 10:33 42
by CyrIng
Fri, 12/01/2017 - 16:00
Normal topic Do intel cpus have options to speed up ipc ?
by Jog L.
Wed, 02/25/2015 - 08:05 2
by iliyapolak
Thu, 02/26/2015 - 22:37
Normal topic Updating Intel Dynamic Platform & Thermal Framework Drive
by jbionic
Fri, 12/04/2015 - 09:24 5
by Thomas Willhalm...
Thu, 06/30/2016 - 06:53
Normal topic locking code and data in L1/L2 cache.
by ovidiu n.
Thu, 10/20/2016 - 19:35 0
by ovidiu n.
Thu, 10/20/2016 - 19:35
Normal topic PMC Errata Handling
by Gregory
Mon, 11/27/2017 - 09:35 0
by Gregory
Mon, 11/27/2017 - 09:35
Hot topic intel pcm-cache miss rate per process
by narran
Thu, 04/11/2013 - 23:02 17
by Patrick Fay (Intel)
Wed, 04/17/2013 - 06:13
Normal topic How to alter the cache write policy while working with Intel X5675 series
by priyanka06
Thu, 06/28/2012 - 12:12 1
by Hussam Mousa (Intel)
Thu, 06/28/2012 - 16:27
Hot topic Xeon E5 PCI Extended address space base address
by shiv a.
Wed, 05/14/2014 - 16:57 19
by McCalpin, John
Tue, 05/20/2014 - 14:23
Normal topic Understanding output from pcm-numa.x and pcm-memory.x
by Jeremie Lagraviere
Tue, 05/05/2015 - 03:03 9
by McCalpin, John
Wed, 01/27/2016 - 07:25
Normal topic MSR in offline package
by Mustafa K.
Thu, 02/25/2016 - 12:35 2
by McCalpin, John
Sat, 04/02/2016 - 09:52
Normal topic Broadwell-EP (E5 v4) Performance Events
by Will N.
Wed, 01/18/2017 - 08:23 2
by Will N.
Thu, 01/19/2017 - 08:42
Normal topic HPLinpack power consumption profile on Sandybridge server
by SamG
Sat, 03/24/2018 - 21:38 1
by McCalpin, John
Mon, 03/26/2018 - 05:23
Normal topic how detect qpi and snoop traffic from system with 2way or more way westmere ex
by Black.S
Tue, 06/18/2013 - 08:32 10
by Black.S
Thu, 06/27/2013 - 09:59
Normal topic How Graphics Base Frequency Caluculate
by oniel-kumar (Intel)
Mon, 10/03/2011 - 09:47 1
by Hussam Mousa (Intel)
Mon, 10/03/2011 - 09:47
Normal topic PMCs between Core microarchitecture and Sandy Brige
by Chenjie Y.
Sun, 08/25/2013 - 00:11 0
by Chenjie Y.
Sun, 08/25/2013 - 00:11
Normal topic PCM: Faster way to query MSR on OS/X
by Gilbert C.
Sun, 09/07/2014 - 19:03 4
by Gilbert C.
Fri, 09/12/2014 - 21:40
Normal topic [PCM] Measuring memory traffic, good practice ?
by Jeremie Lagraviere
Fri, 07/10/2015 - 04:26 3
by Roman Dementiev...
Mon, 07/13/2015 - 01:00
Normal topic Binding processes (skipping MPI shepherd processes)
by iceecp
Mon, 05/23/2016 - 09:30 1
by Tim P.
Wed, 05/25/2016 - 04:26
Normal topic Errors while using Intel PCM
by Gargi A.
Mon, 05/01/2017 - 02:26 0
by Gargi A.
Mon, 05/01/2017 - 02:26
Normal topic PCM for WBINVD instruction
by madhumind
Fri, 09/21/2012 - 03:00 0
by madhumind
Fri, 09/21/2012 - 03:00
Normal topic Intel PCM - Is there mistake on atom?
by GHui
Mon, 02/13/2012 - 19:17 3
by Roman Dementiev...
Thu, 03/22/2012 - 05:26
Normal topic where to find Uncore Performance Analysis Guide for westmere-ex Xeon MP
by Black.S
Fri, 10/18/2013 - 11:44 3
by Black.S
Fri, 10/18/2013 - 21:16
Normal topic Multi-threaded L3 cache performance
by Marcin K.
Tue, 12/02/2014 - 04:17 7
by McCalpin, John
Tue, 12/02/2014 - 15:03
Hot topic How to read performance counters by rdpmc instruction?
by Sergey Shalnov ...
Wed, 10/07/2015 - 22:01 27
by McCalpin, John
Thu, 02/23/2017 - 08:23
Normal topic Make sure certain PCIe writes are 64bytes to improve the bus performance
by Anil A.
Tue, 09/13/2016 - 01:32 4
by McCalpin, John
Thu, 09/15/2016 - 15:07
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.