Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Post
Normal topic Intel Performance Counter Monitor (Intel PCM) 2.4 released
by Thomas Willhalm...
Tue, 03/26/2013 - 06:05 11
by Roman Dementiev...
Thu, 10/22/2015 - 03:43
Normal topic uncore event counter reading
by yang s.
Thu, 03/19/2015 - 06:34 12
by McCalpin, John
Thu, 08/06/2015 - 18:52
Normal topic Memory Buffers
by maratyszcza
Sat, 09/10/2011 - 18:16 4
by Tim P.
Sat, 09/10/2011 - 18:16
Normal topic Shared L1 data cache
by Divino C.
Sat, 06/08/2013 - 14:41 6
by Sergey Kostrov
Sun, 06/09/2013 - 21:32
Normal topic jobs in lsf fails with more than 127 nodes
by Jose Gordillo
Wed, 06/10/2015 - 13:27 2
by Jose Gordillo
Tue, 06/23/2015 - 11:30
Normal topic Does EIST_TRANS work on Sandy Bridge?
by Alexander Alexeev
Mon, 08/19/2013 - 06:40 7
by Patrick Fay (Intel)
Sat, 08/24/2013 - 18:07
Normal topic Intel PCM - Does PCM support X5570 memory controller?
by GHui
Mon, 02/06/2012 - 23:41 4
by Roman Dementiev...
Mon, 02/06/2012 - 23:41
Normal topic intel xeon hardware cache events not supported
by Jacob K.
Sat, 07/25/2015 - 03:55 1
by McCalpin, John
Mon, 07/27/2015 - 13:41
Normal topic Does the PDE_CACHE_MISS performance counter count misses in the PDPTE & PML4 cache as well?
by Chang Hyun P.
Sun, 05/29/2016 - 20:00 3
by McCalpin, John
Wed, 06/01/2016 - 15:09
Normal topic Calculating memory stalls in second level cache
by Papote J.
Sun, 05/07/2017 - 13:25 0
by Papote J.
Sun, 05/07/2017 - 13:25
Normal topic Docs on Memory Controller PCI Configuration Space
by Wei W.
Mon, 10/07/2013 - 13:10 10
by iliyapolak
Thu, 10/10/2013 - 09:05
Normal topic Intel PCM and CPU hotplug Issue
by raoufeh
Mon, 04/23/2012 - 11:15 1
by Roman Dementiev...
Tue, 04/24/2012 - 08:45
Normal topic feasibility of an application on atom processor
by Sridevi B.
Sun, 07/13/2014 - 03:22 3
by Sridevi B.
Fri, 07/18/2014 - 04:20
Normal topic How is transmitted data assigned to a process by the ring bus system of Intel Sandy Bridge
by Steven P.
Mon, 10/12/2015 - 17:38 1
by McCalpin, John
Tue, 10/13/2015 - 12:56
Normal topic High impact of rdtsc
by Mark D.
Mon, 09/26/2016 - 09:17 5
by McCalpin, John
Thu, 09/29/2016 - 09:15
Normal topic How to get L1, L2 and L3 cache misses by reading performance counters using rdpmc instruction?
by Shailja P.
Sat, 09/23/2017 - 02:10 2
by Shailja P.
Tue, 09/26/2017 - 22:37
Normal topic Monitoring PCIe Data for Xeon E5-2600
by funksoulbr
Sun, 02/02/2014 - 05:16 2
by funksoulbr
Mon, 02/03/2014 - 02:17
Normal topic Inefficient assembler code generated for a simple while-loop?
by tj1
Tue, 07/03/2012 - 06:13 2
by tj1
Wed, 07/04/2012 - 02:50
Normal topic sandy bridge cache architecture
by oliver_cscs
Thu, 09/06/2012 - 05:01 3
by McCalpin, John
Tue, 09/25/2012 - 10:21
Normal topic How to find out whether the last-level cache is shared between CPU and GPU?
by Bo W.
Mon, 10/20/2014 - 23:09 3
by iliyapolak
Tue, 10/21/2014 - 07:42
Normal topic Different latency in desktop(i7-4770) and xeon(E5-2698) CPU
by kevin h.
Tue, 01/26/2016 - 19:00 0
by kevin h.
Tue, 01/26/2016 - 19:00
Normal topic PEBS for Haswell architecture
by kai w.
Mon, 11/28/2016 - 22:52 2
by Thomas Willhalm...
Fri, 12/02/2016 - 08:40
Normal topic Intel PCM - Can not access CPUs Model Specific Registers MSR
by Mahieddine D.
Wed, 05/28/2014 - 08:52 7
by Patrick Fay (Intel)
Thu, 05/28/2015 - 06:19
Normal topic Sandybridge processors report incorrect core number?
by Liam McSherry
Sat, 12/29/2012 - 10:42 7
by Liam McSherry
Sat, 12/29/2012 - 14:28
Normal topic not counted when trying PEBS with perf
by Zhu G.
Sat, 02/07/2015 - 07:31 3
by Patrick Fay (Intel)
Sat, 04/25/2015 - 07:24
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.