Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Replies Last Postsort ascending
Normal topic Throttling memory bandwidth via iMC on Intel(R) Xeon(R) CPU E5-2650 v3
by Wei C.
Thu, 04/27/2017 - 17:17 0
by Wei C.
Thu, 04/27/2017 - 17:17
Normal topic Does disabling H/W prefetching affect prefetch/prefetchw instructions?
by Ming-Wei S.
Sun, 04/23/2017 - 15:19 2
by Tim P.
Wed, 04/26/2017 - 10:09
Normal topic MSR_CORE_PERF_LIMIT_REASONS Set
by Ian S.
Sun, 04/16/2017 - 08:21 1
by McCalpin, John
Wed, 04/26/2017 - 09:16
Normal topic openGL 3.3
by Arnold W.
Thu, 04/20/2017 - 09:47 4
by gaston-hillar
Sun, 04/23/2017 - 21:18
Normal topic Cache Allocation Technology - Current specs (allocation granularity, number of CLOS)
by Chang Hyun P.
Thu, 06/04/2015 - 01:35 5
by Andrew H. (Intel)
Fri, 04/21/2017 - 14:22
Normal topic Get Very Low Performance with MP Linpack benchmark in HPC cluster
by Minh C.
Mon, 02/20/2017 - 20:26 1
by Black.S
Fri, 04/21/2017 - 12:29
Normal topic Access to Processor Counter Monitor has denied
by Matias C.
Thu, 04/20/2017 - 05:18 2
by gaston-hillar
Thu, 04/20/2017 - 20:46
Normal topic How to recognize wthat a applications exacting to latency ?
by Black.S
Sat, 04/01/2017 - 01:51 4
by Black.S
Thu, 04/20/2017 - 10:42
Normal topic Fine-Grained L1 Data Cache Miss Counting
by Urs M.
Thu, 10/27/2016 - 02:44 5
by Ajit S.
Fri, 04/14/2017 - 05:05
Normal topic How is the Intel's PMC virtualized in KVM?
by Tao W.
Thu, 04/13/2017 - 23:21 0
by Tao W.
Thu, 04/13/2017 - 23:21
Normal topic Instruction Length Decoder, and ILD_STALL.REGEN
by Benedict E.
Tue, 04/11/2017 - 01:37 0
by Benedict E.
Tue, 04/11/2017 - 01:37
Normal topic Using RAPL to read PP0 and DRAM energy on haswell
by Sameer A.
Tue, 04/05/2016 - 15:47 10
by McCalpin, John
Mon, 04/10/2017 - 14:21
Normal topic Intel DDU and MDT 2013
by Krzysztof T.
Mon, 04/10/2017 - 07:39 0
by Krzysztof T.
Mon, 04/10/2017 - 07:39
Normal topic how to use rdmsr from my C program?
by anthony b.
Wed, 05/11/2016 - 03:41 3
by Black.S
Thu, 04/06/2017 - 10:08
Normal topic Disable onboard graphics to save power?
by Charlie H.
Mon, 04/03/2017 - 13:12 0
by Charlie H.
Mon, 04/03/2017 - 13:12
Normal topic macOS .kext signing for performance counters
by Aaron H.
Thu, 11/24/2016 - 10:20 2
by Chris S.
Fri, 03/31/2017 - 21:03
Normal topic pcm-memory.x fails to read memory stats
by Somnath M.
Mon, 03/27/2017 - 15:54 1
by Somnath M.
Thu, 03/30/2017 - 18:09
Normal topic Compiling with O3 giving segmentation fault
by Ashutosh L.
Wed, 03/29/2017 - 23:38 0
by Ashutosh L.
Wed, 03/29/2017 - 23:38
Normal topic Are UD2 and INT3 roughly equivalent for stopping speculation
by Chris S.
Wed, 03/29/2017 - 13:11 0
by Chris S.
Wed, 03/29/2017 - 13:11
Normal topic The performance counter can't generate the overflow interrupt
by hiratz s.
Wed, 03/29/2017 - 11:40 0
by hiratz s.
Wed, 03/29/2017 - 11:40
Normal topic Weird Derived Cache Latency
by Min X.
Mon, 03/27/2017 - 20:15 1
by Thomas Willhalm...
Tue, 03/28/2017 - 02:16
Normal topic CPU supports clwb and clflushopt
by kai w.
Mon, 02/13/2017 - 00:45 3
by Thomas Willhalm...
Fri, 03/24/2017 - 06:17
Normal topic Getting a constant frequency on a core
by NC s.
Wed, 03/22/2017 - 07:34 1
by McCalpin, John
Wed, 03/22/2017 - 08:20
Normal topic Intel PCM v2.9 - getting a list of supporting events
by James M.
Thu, 01/21/2016 - 10:53 6
by Patrick Lu (Intel)
Tue, 03/21/2017 - 15:04
Normal topic How to use MTRR on machines with Skylake processors?
by Xinran W.
Thu, 03/16/2017 - 18:42 1
by McCalpin, John
Mon, 03/20/2017 - 08:14
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.