Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic starter Post date Repliessort descending Last Post
Normal topic Error in event mask for reading memory load latency information using PEBS on Haswell
by sridutt
Fri, 07/08/2016 - 14:51 0
by sridutt
Fri, 07/08/2016 - 14:51
Normal topic PCM Westmere support
by Mark Smith
Wed, 02/26/2014 - 18:46 0
by Mark Smith
Wed, 02/26/2014 - 18:46
Normal topic How to use perf_event_open() function exposed by linux kernel to obtain RDT llc occupancy, local bandwidth and total bandwidth
by Udaya P.
Thu, 10/19/2017 - 15:18 0
by Udaya P.
Thu, 10/19/2017 - 15:18
Normal topic Sandy Bridge RAPL energy counter overlap?
by McCalpin, John
Wed, 09/04/2013 - 15:42 0
by McCalpin, John
Wed, 09/04/2013 - 15:42
Normal topic The performance counter can't generate the overflow interrupt
by hiratz s.
Wed, 03/29/2017 - 11:40 0
by hiratz s.
Wed, 03/29/2017 - 11:40
Normal topic C state latency measurement Cherrytrail
by venkatesh v.
Tue, 08/23/2016 - 10:22 0
by venkatesh v.
Tue, 08/23/2016 - 10:22
Normal topic How to Record/Calculate Channel Stalls
by Ben O.
Thu, 12/10/2015 - 12:38 0
by Ben O.
Thu, 12/10/2015 - 12:38
Normal topic Measurement of C6 events
by Li T.
Tue, 10/25/2016 - 20:58 0
by Li T.
Tue, 10/25/2016 - 20:58
Normal topic Intel new I2C controller driver cause my device stop start.
by 兴志 贺.
Mon, 11/27/2017 - 22:32 0
by 兴志 贺.
Mon, 11/27/2017 - 22:32
Normal topic How to change the system voltage using wrmsr in Intel i5, 64 bit system?
by SP H.
Wed, 03/02/2016 - 11:06 0
by SP H.
Wed, 03/02/2016 - 11:06
Normal topic [PCM] pcm-pcie utility
by Roman Dementiev...
Mon, 09/23/2013 - 07:21 0
by Roman Dementiev...
Mon, 09/23/2013 - 07:21
Normal topic OFFCORE events for CODE/DATA traffic measurements on Sandy Bridge
by Alexander Alexeev
Thu, 11/06/2014 - 13:57 0
by Alexander Alexeev
Thu, 11/06/2014 - 13:57
Normal topic Setting DEBUGCTL MSR to 1 fails
by Alex L.
Tue, 05/24/2016 - 04:49 0
by Alex L.
Tue, 05/24/2016 - 04:49
Normal topic memory bandwidth measurements for Quad-Core Intel® Atom™ E3845
by vu, yogesh
Thu, 01/18/2018 - 08:25 0
by vu, yogesh
Thu, 01/18/2018 - 08:25
Normal topic Does msync come with a cache flushing operation
by kai w.
Fri, 02/17/2017 - 15:52 0
by kai w.
Fri, 02/17/2017 - 15:52
Normal topic I-cache sharing between processes on Linux
by Yeager, David
Fri, 05/18/2018 - 11:38 0
by Yeager, David
Fri, 05/18/2018 - 11:38
Normal topic Core i5 2nd Generation (Sandy Bridge) - Disable only cache L2/L3
by Ciro V.
Sun, 09/23/2012 - 02:56 0
by Ciro V.
Sun, 09/23/2012 - 02:56
Normal topic [PCM] power and thermal measurements
by Thomas Willhalm...
Mon, 08/26/2013 - 11:12 0
by Thomas Willhalm...
Mon, 08/26/2013 - 11:12
Normal topic How to invalidate cache with EPT after modifying memory?
by steven765
Wed, 09/26/2012 - 08:15 0
by steven765
Wed, 09/26/2012 - 08:15
Normal topic Question about measurements provided by PCM
by Michael J.
Wed, 10/30/2013 - 09:50 0
by Michael J.
Wed, 10/30/2013 - 09:50
Normal topic What is the problem that cause deadlock when I'm using LOCK# prefix inside PMI handler??
by Kelvin C.
Thu, 11/02/2017 - 02:12 0
by Kelvin C.
Thu, 11/02/2017 - 02:12
Normal topic DRAM RAPL on Haswell-EP
by Eric A.
Tue, 06/09/2015 - 07:57 0
by Eric A.
Tue, 06/09/2015 - 07:57
Normal topic Intel PCM V2.10 on El Capitan
by Brian V.
Fri, 05/06/2016 - 14:08 0
by Brian V.
Fri, 05/06/2016 - 14:08
Normal topic L2 instruction fetch misses much higher than L1 instruction fetch misses
by Marco G.
Sun, 01/29/2017 - 01:37 0
by Marco G.
Sun, 01/29/2017 - 01:37
Normal topic Calculating memory stalls in second level cache
by Papote J.
Sun, 05/07/2017 - 13:25 0
by Papote J.
Sun, 05/07/2017 - 13:25
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.