Intel® Developer Zone:
Software Tuning, Performance Optimization & Platform Monitoring

Announcements
 
Discussion around topics such as monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, software characterization, software optimization techniques for performance and power/energy, monitoring CPU core and graphics processors and other system coprocessors as well asimmerging runtime usages for software metering and quality of service.
This is a peer forum for developers using Intel® technology. Response times vary depending on the complexity of your issue.
Private messages can only be initiated by Intel employees and members of the Intel® Black Belt Developer program.
Topic / Topic startersort descending Post date Replies Last Post
Normal topic Disabling Opportunistic Processor Performance for all Cores
by Samuel M.
Tue, 04/16/2013 - 10:16 9
by iliyapolak
Thu, 04/18/2013 - 10:32
Normal topic Disabling PMU counters NMI generation
by Patrick A.
Tue, 01/05/2016 - 00:26 5
by Patrick A.
Mon, 02/29/2016 - 01:04
Normal topic Disabling Prefetching on the i5
by chetreb
Mon, 11/26/2012 - 16:33 12
by Roman Dementiev...
Wed, 09/24/2014 - 23:40
Normal topic Disabling RAPL
by Mustafa K.
Thu, 02/25/2016 - 12:38 1
by McCalpin, John
Fri, 02/26/2016 - 09:10
Normal topic Disabling Turbo Boost
by Samuel M.
Mon, 05/20/2013 - 16:04 8
by Sergey Kostrov
Wed, 05/22/2013 - 17:04
Normal topic Disabling turbo boost for only some cores on a socket
by Travis D.
Tue, 01/31/2017 - 14:00 4
by Travis D.
Fri, 02/03/2017 - 12:17
Normal topic DMA scans with I/OAT have inconsistent results
by Timo D.
Tue, 12/05/2017 - 04:41 2
by Timo D.
Wed, 12/13/2017 - 01:01
Normal topic DMA synchronisation with incoming MWr-TLP
by Pay S.
Mon, 02/08/2016 - 06:55 0
by Pay S.
Mon, 02/08/2016 - 06:55
Normal topic Do intel cpus have options to speed up ipc ?
by Jog L.
Wed, 02/25/2015 - 08:05 2
by iliyapolak
Thu, 02/26/2015 - 22:37
Normal topic Do Older and Newer Intel Chipset Designed Motherboards Contain a Unique Serial Number
by victor6799
Tue, 09/20/2011 - 20:56 6
by Patrick Fay (Intel)
Thu, 09/22/2011 - 05:57
Normal topic Do PMUs occasionally lose their reliability?
by CciYu C.
Thu, 09/21/2017 - 20:24 1
by McCalpin, John
Fri, 09/22/2017 - 07:50
Normal topic Docs on Memory Controller PCI Configuration Space
by Wei W.
Mon, 10/07/2013 - 13:10 10
by iliyapolak
Thu, 10/10/2013 - 09:05
Normal topic Documentation on clock cycles for various Sandy Bridge instructions?
by christian.conve...
Wed, 01/18/2012 - 14:12 1
by Patrick Fay (Intel)
Wed, 01/18/2012 - 17:39
Normal topic Does any way to make the PMI to be a non-maskable ?
by Kelvin C.
Thu, 09/28/2017 - 04:42 2
by Kelvin C.
Thu, 09/28/2017 - 23:37
Normal topic Does disabling H/W prefetching affect prefetch/prefetchw instructions?
by Ming-Wei S.
Sun, 04/23/2017 - 15:19 2
by Tim P.
Wed, 04/26/2017 - 10:09
Normal topic Does EIST_TRANS work on Sandy Bridge?
by Alexander Alexeev
Mon, 08/19/2013 - 06:40 7
by Patrick Fay (Intel)
Sat, 08/24/2013 - 18:07
Normal topic Does Intel PAL / MF work on Windows Server (2012) ?
by Russ B.
Fri, 11/17/2017 - 13:37 0
by Russ B.
Fri, 11/17/2017 - 13:37
Normal topic does LLC miss equals memory access ?
by li d.
Fri, 08/02/2013 - 00:28 3
by li d.
Wed, 08/07/2013 - 17:55
Normal topic Does msync come with a cache flushing operation
by kai w.
Fri, 02/17/2017 - 15:52 0
by kai w.
Fri, 02/17/2017 - 15:52
Normal topic Does Multiply-Add operations count twice ?
by GHui
Mon, 09/05/2016 - 21:09 10
by McCalpin, John
Fri, 09/09/2016 - 11:23
Hot topic Does operating frequency influence cache misses?
by kopcarl
Wed, 06/26/2013 - 22:44 27
by iliyapolak
Fri, 07/26/2013 - 04:00
Normal topic Does the PDE_CACHE_MISS performance counter count misses in the PDPTE & PML4 cache as well?
by Chang Hyun P.
Sun, 05/29/2016 - 20:00 3
by McCalpin, John
Wed, 06/01/2016 - 15:09
Normal topic Double-speed alu and dependencies
by Jog L.
Wed, 01/27/2016 - 01:10 3
by iliyapolak
Thu, 01/28/2016 - 02:03
Normal topic doubt about MFENCE instruction
by Mahesh C.
Thu, 05/18/2017 - 06:31 3
by McCalpin, John
Thu, 05/25/2017 - 08:34
Normal topic DRAM Memory reads and writes
by Pramodkumar P.
Wed, 07/22/2015 - 00:28 1
by McCalpin, John
Thu, 07/23/2015 - 10:43
New posts
No new posts
Hot topic with new posts
Hot topic without new posts
Sticky topic
Locked topic
For more complete information about compiler optimizations, see our Optimization Notice.