I need to rewrite the SMRAM of an Intel Xeon 5500 server. I got the D_LCK bit in the SAD_SMRAM register cleared by firmware development people. I set the S_OPEN to 1 (overall register value is 0x4A). However, I still cannot access the SMRAM and all I see is high values 0xff in the adress that hosts the memeory (I got that from the firmware developers. Is there any extra step I am missing to access the SMRAM??
For more complete information about compiler optimizations, see our Optimization Notice.