GPIO Level Transitioning

All module GPIO lines function at 1.8 V levels. Intel® Joule™ expansion board provides appropriate level transition, signal conditioning, and protection for devices on—or devices connected to—the expansion board. The default pin usage of J2 and J3 refers to the vantage point of the module. For example the ISH_GPIO_0 signal originates in the module and is delivered to the expansion board; therefore, ISH_GPIO_0 is an output (as configured by BIOS).

Level transition circuits for GPIO lines must be powered and stable before the module completes the cold boot routine.

Module J2 GPIO Connector Interface

Pin

Signal Name

Default Usage

Description

25

ISH_GPIO_0

Input

General purpose input/output 0, set as output by BIOS until reconfigured

27

ISH_GPIO_1

Input

General purpose input/output 1, set as output by BIOS until reconfigured

32

ISH_GPIO_2

Input

General purpose input/output 2, set as output by BIOS until reconfigured

34

ISH_GPIO_3

Input

General purpose input/output 3, set as output by BIOS until reconfigured

29

ISH_GPIO_4

Input

General purpose input/output 4

38

ISH_GPIO_5

Input

General purpose input/output 5

31

ISH_GPIO_6

Input

General purpose input/output 6

Module J3 GPIO Connector Interface

Pin

Signal Name

Default Usage

Description

9

ISH_UART_0_CTS

Output

Although titled UART, function is configured as GPIO functionality

11

ISH_UART_0_RTS

Output

Although titled UART, function is configured as GPIO functionality

13

ISH_UART_0_RXD

Input

Although titled UART, function is configured as GPIO functionality

15

ISH_UART_0_TXD

Input

Although titled UART, function is configured as GPIO functionality

73

FLASH_RST_N

Input

Although titled FLASH_RST_N, function is configured as GPIO functionality

75

FLASH_TORCH

Input

Although titled FLASH_TORCH, function is configured as GPIO functionality

71

FLASH_TRIGGER

Input

Although titled FLASH_TRIGGER, function is configured as GPIO functionality

 

For more complete information about compiler optimizations, see our Optimization Notice.