Intel® Developer Zone:
Performance

Highlights

Just published! Intel® Xeon Phi™ Coprocessor High Performance Programming 
Learn the essentials of programming for this new architecture and new products. New!
Intel® System Studio
The Intel® System Studio is a comprehensive integrated software development tool suite solution that can Accelerate Time to Market, Strengthen System Reliability & Boost Power Efficiency and Performance. New!
In case you missed it - 2-day Live Webinar Playback
Introduction to High Performance Application Development for Intel® Xeon & Intel® Xeon Phi™ Coprocessors.
Structured Parallel Programming
Authors Michael McCool, Arch D. Robison, and James Reinders uses an approach based on structured patterns which should make the subject accessible to every software developer.

Deliver your best application performance for your customers through parallel programming with the help of Intel’s innovative resources.

Development Resources


Development Tools

 

Intel® Parallel Studio XE ›

Bringing simplified, end-to-end parallelism to Microsoft Visual Studio* C/C++ developers, Intel® Parallel Studio XE provides advanced tools to optimize client applications for multi-core and manycore.

Intel® Software Development Products

Explore all tools the help you optimize for Intel architecture. Select tools are available for a free 30-day evaluation period.

Tools Knowledge Base

Find guides and support information for Intel tools.

Intel® Xeon Phi™ Coprocessor code named “Knights Landing” - Application Readiness
By Indraneil Gokhale (Intel)Posted 09/15/20140
As part of the application readiness efforts for future Intel® Xeon® processors and Intel® Xeon Phi™ coprocessors (code named Knights Landing), developers are interested in improving two key aspects of their workloads: Vectorization/code generation Thread parallelism This article mainly talks a...
GROMACS recipe for symmetric Intel® MPI using PME workloads
By Heinrich Bockhorst (Intel)Posted 05/27/20150
Objectives This package (scripts with instructions) delivers a build and run environment for symmetric MPI runs. This file is actually the README of the package. Symmetric stands for employing a Xeon® executable and a Xeon Phi™ executable both running together exchanging MPI messages and collect...
Intel® Xeon® Processor D Product Family Technical Overview
By David Mulnix (Intel)Posted 05/22/20150
Contents 1. Form Factor Overview2. Intel® Xeon® Processor D Product Family Overview3. Intel® Xeon® Processor D Product Family Feature Overview4. Intel® Xeon® processor D Product Family introduces new instructions as well as enhancements of previous instructions45. Intel® Advanced Vector Extensio...
Elusive Algorithms – Parallel Scan
By jimdempseyatthecovePosted 05/21/20150
jim@quickthreadprogramming.com This article on parallel programming will choose one of those elusive algorithms that upon first glance seem to be neither vectorizable nor parallelizable. The intent of this article is not to address the specific algorithm, but rather to provide you with an approa...
Subscribe to Intel Developer Zone Articles
Elusive Algorithms - Parallel Scan
By jimdempseyatthecove Posted on 05/22/15 1
Last month there was a query on the IDZ MIC forum "how to perform inclusive scan in C cilk" in which my initial reply was: Parallelizing this is problematic due to the next result being dependent upon the prior result. While this is not impossible, it is rather difficult and it introduces some r...
Advanced Computer Concepts for the (Not So) Common Chef: The Home Kitchen
By Taylor Kidd (Intel) Posted on 05/15/15 0
Since that brief aside on terminology is out of the way, let us continue with the kitchen analogy. For the Intel® Xeon Phi™ family of products, and indeed for any processor, one of its cores is like a kitchen. The components of the processor pipeline (ALU, Instruction Decoder, Memory Cluster, et...
Making programmers more productive
By BELINDA A. (Intel) Posted on 05/12/15 0
A preview of the latest developer tools from Intel that help increase programmer productivity.
Accelerating Business Intelligence and Insights with Software Optimized for the Intel® Xeon® Processor E7 v3 Family
By Mike Pearce (Intel) Posted on 05/12/15 0
By Mike Pearce, Ph.D. Intel Developer Evangelist for the IDZ Server Community. On May 5, 2015, Intel Corporation announced the release of its highly anticipated Intel® Xeon® processor E7 v3 family.  One key area of focus for the new processor family is that it is designed to accelerate business ...
Subscribe to Intel Developer Zone Blogs
Intel® Parallel Studio XE SP1 & Intel® Cluster Studio XE SP1
By kathy-farrel (Intel)0
Intel® Parallel Studio XE SP1 & Intel® Cluster Studio XE SP1 - What's New - Webinar Tuesday, September 17 9am PDT Please join us for a technical presentation on the new features found in the recently released Intel® Parallel Studio XE 2013 SP1 Intel® Cluster Studio XE SP1. This release includes support for compilers and performance analysis on Intel® Xeon Phi™ on Windows*. The technical presentation will briefly cover new features for both C++ and Fortran on Linux*, Windows*, and OS X* operating systems as well as error checking and performance profiling tools. Learn how to efficiently boost your application performance! Not too late! - Register Now  Learn about Upcoming Webinars
Set OpenMP attributes within code
By Allen Barnett2
Hi: I have discovered that setting KMP_BLOCKTIME=0 results in the best performance of my Fortran code. (Not by much, really, but it is measurable over our entire test suite.) Is it possible to set this attribute through an API call? I don't want to depend on the end user having to set environment variables. Also related, there are some loops for which the GCC GOMP library gives the best results when the scheduling is declared as "guided". When compiled with the Intel compiler, however, it appears best to not declare the schedule as guided. Is there an API function which can control the schedule for a given loop? Thanks, Allen  
Haswell Transactional Memory read/write-set information
By YangHun P.1
Recently, Intel release haswell machines which support hardware transactional memory called transactional synchronization extension(TSX). As Intel manual said, Speculative memory operations, write-set and read-set, are buffered in L1 cache and L2 cache each. (not exactly) Then, Can I track transactional memory operations and get information like address, and values of read/write-set?
I have a problem with igzip
By gq L.2
Hi! I am studying about compression algorithm and software. I have question about igzip. I download igzip library in intel homepage. But I don`t know how to make wrapper. Can you send me 'example of wrapper' or 'example code' or 'manual'? I read homepage and saw a simple application. I don`t know how to input target file for compression and to output compression file and how to decompression? Do I make code about 'fast_lz and init_stream' function by myself? Plz help me. thank you
PCM reporting lower than expected memory read counts
By Patrick L.2
I have a piece of code on which I'm running PCM (Performance Counter Monitor). It is essentially the following: uint64_t *a,*b; a = new uint64_t[LEN]; b = new uint64_t[LEN]; for( int i=0;i<LEN;i++ ) a[i] = b[i];With LEN set to 402,653,184 (384 Mi), PCM is reporting 0.72 GB under READ and 6.30 GB under WRITE. Given that each array is 3 GiB, I would expect that both arrays would be read (since processor uses write-allocate), giving a READ of about 6 GiB. I would expect array "a" to be written back, giving a write count of 3 GiB. Does anyone know why the read count is so low, and the write count is higher than expected? Processor is Intel Core i7 940 (Nehalem). Any help is appreciated. Patrick
igzip 'make' problem
By gq L.2
Hi   I download igzip_042.zip and modify YASM path of Makefile   but it doesn`t make .exe file   I don`t know igzip execution sequence   If you have document about igzip, plz share it.   Thank you
igzip 'make' problem
By gq L.1
Hi I download igzip_042.zip and modify YASM path of Makefile but it don`t make .exe file I don`t know igzip execution sequence If you have document about igzip, plz share it. Thank you
error when compile parsec with icc.
By sun l.0
error when compile http://parsec.cs.princeton.edu/parsec3-doc.htm with icc. What's "/opt/intel/cc/latest"? it doesn't exist on my machine. should i make a cc fold? ---------- [root@amax parsec-3.0]# cd /opt/intel [root@amax intel]# ls bin                     composerxe  ism       mic     cnc                     impi        lib       mkl     include     licenses  mpi-rt     ipp         man       tbb [root@amax parsec-3.0]# whereis icc icc: /opt/intel/bin/icc [root@amax parsec-3.0]# whereis cc cc: /usr/bin/cc --------------  some config of icc.bldconf # CC_HOME is the installation root of the C compiler   export CC_HOME="/opt/intel/cc/latest"   #  export CC_HOME="/opt/intel/bin/" when i changed CC_HOME to "/opt/intel/bin/", still error     ----------- [root@amax parsec-3.0]# parsecmgmt -a build -c icc [PARSEC] Packages to build:  blackscholes bodytrack facesim ferret freqmine raytrace swaptions fluidanimate vips x264 canneal dedup streamcluster [PARSEC] [========== Build...
Subscribe to Forums

Highlights