Search

Search Results for:

Search Results: 199,000

  1. Intel® Memory Latency Checker v3.3 | Intel® Software

    https://software.intel.com/en-us/articles/intelr-memory-latency-checker

    3 days ago ... Intel® Memory Latency Checker (Intel® MLC) is a tool used to measure memory latencies and b/w, and how they change with increasing load ...

  2. Memory Access Analysis | Intel® Software

    https://software.intel.com/en-us/memory-access-analysis-lin

    Use the Intel® VTune™ Amplifier's Memory Access analysis to identify memory- related issues, like NUMA problems and bandwidth-limited accesses, and ...

  3. Monitoring Integrated Memory Controller Requests in the 2nd, 3rd ...

    https://software.intel.com/en-us/articles/monitoring-integrated-memory-controller-requests-in-the-2nd-3rd-and-4th-generation-intel

    The counters employ circuitry residing in the memory controller, and monitor transaction requests coming from various sources, e.g. the processor cores, the ...

  4. Restricted Transactional Memory Overview | Intel® Software

    https://software.intel.com/en-us/node/524025

    Restricted Transactional Memory (RTM) provides a software interface for transactional execution. RTM provides three new instructions— XBEGIN , XEND , and ...

  5. Invalid Partial Memory Access | Intel® Software

    https://software.intel.com/en-us/node/622542

    Occurs when a read or write instruction references a block (2-bytes or more) of memory where part of the block is logically invalid.

  6. Intel® Inspector | Intel® Software

    https://software.intel.com/en-us/intel-inspector-xe

    Intel® Inspector is a dynamic memory and threading error checking tool for C, C++, C# and Fortran applications that run on Windows* and Linux*.

  7. The Intel SGX Memory Encryption Engine | Intel® Software

    https://software.intel.com/en-us/blogs/2016/02/26/memory-encryption-an-intel-sgx-underpinning-technology

    Feb 26, 2016 ... Intel SGX has had to break ground in many areas. One of these was how to protect memory outside of the processor package.

  8. Avoiding Memory Leaks in Intel MKL | Intel® Software

    https://software.intel.com/en-us/node/528564

    When running, Intel MKL allocates and deallocates internal buffers to facilitate better performance. However, in some cases this behavior may result in memory  ...

  9. Memory Allocation and First-Touch | Intel® Software

    https://software.intel.com/en-us/articles/memory-allocation-and-first-touch

    Memory allocation is expensive on the coprocessor compared to the Intel® Xeon processor so it is prudent to reuse already-allocated memory wherever ...

  10. Eliminate Memory Errors and Improve Program Stability

    https://software.intel.com/sites/products/evaluation-guides/docs/studioxe-evalguide-remove-memory-errors.pdf

    INTEL® PARALLEL STUDIO XE EVALUATION GUIDE. Eliminate Memory Errors and Improve Program Stability. Can running one simple tool make a difference ...

  11. Haswell memory bandwidth

    https://software.intel.com/en-us/forums/software-tuning-performance-optimization-platform-monitoring/topic/706931

    Jan 1, 2017 ... The maximum memory bandwidth (according to ARK) is 59 GB/s. It has 4 memory channels and supports up to DDR4-1866 DIMMs. The peak ...

  12. __local Memory | Intel® Software

    https://software.intel.com/en-us/node/540449

    OpenCL™ Optimization Guide for Intel® Processor Graphics. Local memory can be used to avoid multiple redundant reads from and writes to global memory.

  13. How Memory Is Accessed | Intel® Software

    https://software.intel.com/en-us/articles/how-memory-is-accessed

    Jun 15, 2016 ... This article explains why optimal usage of the memory subsystem can have massive performance benefits.

  14. Address Range Partial Memory Mirroring | Intel® Software

    https://software.intel.com/en-us/articles/address-range-partial-memory-mirroring

    Jan 5, 2016 ... Operating System Interface Specification Contents IntroductionPresenting Mirrored Memory to OS—Boot TimeRuntime Hot-Added/Removed ...

  15. Memory Limits for Applications on Windows* | Intel® Software

    https://software.intel.com/en-us/articles/memory-limits-applications-windows

    May 16, 2011 ... A discussion of limits on the size of code and data for applications running on 32- bit and 64-bit Windows systems.

  16. Shared Memory Control | Intel® Software

    https://software.intel.com/en-us/node/528822

    I_MPI_SHM_CACHE_BYPASS Control the message transfer algorithm for the shared memory. Syntax I_MPI_SHM_CACHE_BYPASS= Arguments Binary ...

  17. Mapping Memory Objects | Intel® Software

    https://software.intel.com/en-us/node/540453

    Host code shares physical memory with both OpenCL™ devices: the CPU and the Intel® Graphics. So consider using combination of clEnqueueMapBuffer and  ...

  18. An Intro to MCDRAM (High Bandwidth Memory) on Knights Landing ...

    https://software.intel.com/en-us/blogs/2016/01/20/an-intro-to-mcdram-high-bandwidth-memory-on-knights-landing

    Jan 20, 2016 ... Intel's next generation Xeon Phi™ processor family x200 product (code-named Knights Landing) brings in new memory technology, a high ...

  19. Memory Allocation | Intel® Software

    https://software.intel.com/en-us/node/506255

    This section describes classes related to memory allocation.

  20. Finding your Memory Access performance bottlenecks | Intel ...

    https://software.intel.com/en-us/articles/finding-your-memory-access-performance-bottlenecks

    May 19, 2016 ... How your application accesses memory can dramatically impact performance. It is not enough to parallelize your application by adding threads ...

For more complete information about compiler optimizations, see our Optimization Notice.