Forum topic

locking code and data in L1/L2 cache.

anyone can provide with sample code in ASM64, for locking code and data in L1/L2? I am an ARM guy transitioning to ​Intel architecture. my code will run on xeon e3-1240v3. tnx much.


Authored by ovidiu n. Last updated on 10/21/2016 - 07:04
Forum topic

ich tco watchdog driver / sdk / service on windows

Hello everybody,


Authored by Anton B. Last updated on 10/21/2016 - 07:02
Forum topic

Client iOS SDKs doesn't connect

Hi guys.

Authored by Davide A. Last updated on 10/21/2016 - 07:01
Forum topic

main memory memcpy performance on Haswells

     I'm using my NetPIPE communication benchmark to measure the copy rate for various array sizes from main memory (no cache effects).

Authored by Dave T. Last updated on 10/20/2016 - 16:58
Forum topic

KNL vtune options besides hotspots

I have succeeded in profiling an application which is being ported to KNL by

amplxe-cl -collect hotspots

Authored by Tim P. Last updated on 10/20/2016 - 07:58
Forum topic


Hi Sir

Could you help provide  AMT_SDK_11.6 tool package for test,

Due to your website only update to

Authored by Hsieh A. Last updated on 10/20/2016 - 07:31
Forum topic

Confusing hardware counters


Authored by Bo W. Last updated on 10/20/2016 - 07:09
Forum topic

LZO format at Intel


I recorded a RealSense stream using the Windows SDK.

Authored by Thomas S. Last updated on 10/20/2016 - 07:08
Forum topic

Android setFPS() is ignored

I am working with an ASUS

Authored by Jesus Last updated on 10/20/2016 - 07:05
Forum topic

Power management monitoring on KNL

Does anyone have experience monitoring the power management states on the KNL processors or know where the Linux kernel support is at for this?

Authored by areid Last updated on 10/19/2016 - 23:52
For more complete information about compiler optimizations, see our Optimization Notice.