Filters

Article

如何在offload代码输入输出变量的内存分配中使用2M大页面

英特尔编译器为至强融核™ 协处理器提供的offload编译模式使程序员可以在一段主机代码中加入编译指示或者某些新的关键字使指定的代码段运行在协处理器上。在显式拷贝模式下,程序员在使用offload pragma/directive将指定代码段offload到协处理器上执行的同时,还须指定在主机和扩展卡间进行拷贝的指针或数组类型变量。

Authored by Duan, Xiaoping (Intel) Last updated on 07/05/2019 - 14:28
Article

IDF15 - Webcast: Code Modernization Best Practices

Intel® Xeon® and Intel® Xeon Phi™ processor based platforms provide multiple levels of parallel execution resources. The amount of compute power of these resources is growing with every product generation, yet most applications do not fully utilize the available computing resources. This session will provide details on the growth in hardware resources and characterize performance using different...
Authored by Last updated on 07/06/2019 - 11:37
File Wrapper

Parallel Universe Magazine - Issue 19, September 2014

Authored by admin Last updated on 12/12/2018 - 18:08
File Wrapper

Parallel Universe Magazine - Issue 20, February 2015

Authored by admin Last updated on 12/12/2018 - 18:08
File Wrapper

Parallel Universe Magazine - Issue 21, May 2015

Authored by admin Last updated on 12/12/2018 - 18:08
File Wrapper

Parallel Universe Magazine - Issue 22, September 2015

Authored by admin Last updated on 12/12/2018 - 18:08
File Wrapper

Parallel Universe Magazine - Issue 24, March 2016

Authored by admin Last updated on 12/12/2018 - 18:08
Video

Knights Landing – An Overview for Developers

In this webinar, James Reinders, will cover the essential knowledge needed for effectively utilizing the extraordinary parallelism in the new Intel® Xeon Phi™ processor (code named Knights Landing)

Authored by admin Last updated on 09/30/2019 - 17:02
Video

Code for Speed with High Bandwidth Memory on Intel® Xeon Phi™ Processors

The Intel’s 2nd generation Xeon Phi™ processor family x200 product (code-name Knights Landing) brings in new memory technology, a high bandwidth on package memory called Multi-Channel DRAM (MCDRAM)

Authored by admin Last updated on 09/30/2019 - 17:10
Article

选择性地使用 gatherhint/scatterhint 指令

面向英特尔® MIC 架构的编译器方法

选择性地使用 gatherhint/scatterhint 指令

Authored by AmandaS (Intel) Last updated on 09/30/2019 - 17:30