Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop Debugging Part 2: Native Command Line Debug

Covers the Intel(R) Debugger for Intel(R) MIC Architecture:  Command line, Eclipse IDE Integration, GDB enabling

Authored by Gerald M. (Intel) Last updated on 02/02/2017 - 11:05
Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop Debugging Part 3: Offload Code and GDB vs IDB

Covers the Intel(R) Debugger for Intel(R) MIC Architecture:  Command line, Eclipse IDE Integration, GDB enabling

Authored by Gerald M. (Intel) Last updated on 02/02/2017 - 11:05
Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop Debugging Part 5: Debug Tutorial

Covers the Intel(R) Debugger for Intel(R) MIC Architecture:  Command line, Eclipse IDE Integration, GDB enabling

Authored by Gerald M. (Intel) Last updated on 02/02/2017 - 11:05
Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop System Administration Part 2: Booting and Monitoring

This video introduces the basic multi-user and other administrative features and techniques that the Advanced Intel® Xeon Phi™ Coprocessor supports.

Authored by Frances Roth (Intel) Last updated on 02/02/2017 - 11:05
Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop System Administration Part 5: Troubleshooting

This video introduces the basic multi-user and other administrative features and techniques that the Advanced Intel® Xeon Phi™ Coprocessor supports.

Authored by Frances Roth (Intel) Last updated on 02/02/2017 - 11:05
Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop MPI Part 3: Programming Models

Covers: Intel(R) MPI Execution models on Intel(R) MIC Architecture, Pure MPI or hybrid MPI applications on MIC, Analysis of Intel(R) MPI codes with the Intel(R) Trace Analyzer and Collector (ITAC)

Authored by Nguyen, Loc Q (Intel) Last updated on 02/02/2017 - 11:05
Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop MPI Part 6: Load Balancing

Covers: Intel(R) MPI Execution models on Intel(R) MIC Architecture, Pure MPI or hybrid MPI applications on MIC, Analysis of Intel(R) MPI codes with the Intel(R) Trace Analyzer and Collector (ITAC)

Authored by Nguyen, Loc Q (Intel) Last updated on 02/02/2017 - 11:05
Video

Advanced Intel® Xeon Phi™ Coprocessor Workshop MKL Part 2: Compiler Assisted Offload

MKL, usage models (automatic offload, compiler assisted offload, native execution), Performance on Knights Corner, limitations and known issues

Authored by Gerald M. (Intel) Last updated on 02/02/2017 - 11:05
Video

Beginning Intel® Xeon Phi™ Coprocessor Workshop: Goals

This module covers the overall goal of the workshop, and looks at what the viewer should get out of each individual module. It briefly looks at each module's "framing" questions.

Authored by Mike P. (Intel) Last updated on 10/20/2016 - 16:19
Video

Beginning Intel® Xeon Phi™ Coprocessor Workshop: Introduction

This module covers the intent of the workshop, the type viewer the workshop is aimed at, a brief look at the hardware architecture of the Intel® Xeon Phi™ coprocessor, the SW stack, and programming

Authored by Mike P. (Intel) Last updated on 10/20/2016 - 16:19
For more complete information about compiler optimizations, see our Optimization Notice.