Article

Threading Intel® Integrated Performance Primitives Image Resize with Intel® Threading Building Blocks

Threading Intel® IPP Image Resize with Intel® TBB.pdf (157.18 KB) :
Authored by Jeffrey M. (Intel) Last updated on 07/31/2019 - 15:05
Article

Vectorizing Loops with Calls to User-Defined External Functions

Introduction

Authored by Anoop M. (Intel) Last updated on 12/12/2018 - 18:00
Article

Peel the Onion (Optimization Techniques)

This paper is a more formal response to an Intel® Developer Zone forum posting. See: (https://software.intel.com/en-us/forums/intel-moderncode-for-parallel-architectures/topic/590710).
Authored by jimdempseyatthecove (Blackbelt) Last updated on 12/12/2018 - 18:00
Blog post

Reduce Boilerplate Code in Parallelized Loops with C++11 Lambda Expressions

Parallelize loops with Intel® Threading Building Blocks using Intel® C++ Compiler for lambda expressions.
Authored by gaston-hillar (Blackbelt) Last updated on 12/12/2018 - 18:00
Blog post

Debug Intel® Transactional Synchronization Extensions

If printf or fprintf functions cause transaction aborts, use Intel® Processor Trace as a work-around.
Authored by Roman Dementiev (Intel) Last updated on 07/04/2019 - 17:00
Article

Benefits of Intel® Optimized Caffe* in comparison with BVLC Caffe*

Overview
Authored by JON J K. (Intel) Last updated on 05/30/2018 - 07:00
Article

面向英特尔® 架构优化的 Caffe*:使用现代代码技巧

This paper demonstrates a special version of Caffe* — a deep learning framework originally developed by the Berkeley Vision and Learning Center (BVLC) — that is optimized for Intel® architecture.
Authored by Last updated on 10/15/2019 - 16:50
Article

Introduction to GEN Assembly

Download PDF (1.5 MB)

Download

Authored by Robert Ioffe (Intel) Last updated on 10/21/2019 - 08:18