Intro to Device Side AVC Motion Estimation

Download the Samples
Authored by Jeffrey M. (Intel) Last updated on 04/28/2017 - 15:32

Intel® C++ Compiler Code Samples from Intel® C++ Compiler Code Samples

Intel® C++ Compiler is an industry-leading C/C++ Compiler, including optimization features like auto-vectorization, OpenMP*, and Intel® Cilk™ Plus explicit vector & task programming capabilitie

Last updated on 04/27/2016 - 08:28

快速的 ISPC 纹理压缩工具 - 更新

该代码示例在一流的 BC7 纹理压缩工具中添加了高质量的 ETC1 和 ASTC 压缩,可实现快速的 ISPC 纹理压缩。
Authored by MARC F. (Intel) Last updated on 04/28/2017 - 02:34

BigDL – Scale-out Deep Learning on Apache Spark* Cluster

Learn how to install and use BigDL for training and testing some of the commonly used deep neural network models on Apache Spark.
Authored by Sunny G. (Intel) Last updated on 04/27/2017 - 14:26

How to use the MPI-3 Shared Memory in Intel® Xeon Phi™ Processors

Learn how to use MPI-3 shared memory in the Intel® Xeon Phi™ processor.
Authored by Nguyen, Loc Q Last updated on 04/27/2017 - 10:49

Accelerating Your NVMe Drives with SPDK

This tutorial will focus on the userspace NVMe driver provided by SPDK and will step you through a Hello World example.
Authored by Steven B. (Intel) Last updated on 04/26/2017 - 16:08

Intel® ISA-L: Cryptographic Hashes for Cloud Storage

Intel Intelligent Storage Acceleration Library (Intel ISA-L) generates cryptographic hashes fast using Intel AES-NI, SSE, AVX, and AVX2. This code sample will get you started coding.
Authored by Thai Le (Intel) Last updated on 04/26/2017 - 16:01

SR-IOV and OVS-DPDK Hands-on Labs

Automate setup of SR-IOV with DPDK in Linux* libvirt/KVM and setup of an OVS-DPDK NFV use case inside nested VMs. Provision into a cluster or datacenter.
Authored by Robison, Clayne B Last updated on 04/26/2017 - 15:48

Intel® ISA-L: Semi-Dynamic Compression Algorithms

Download the enclosed compression tool sample app that uses Intel ISA-L’s semi-dynamic compress-deflate algorithms to improve your storage application's compression and throughput performance.
Authored by Thai Le (Intel) Last updated on 04/26/2017 - 15:43

Code Sample: Intel® ISA-L Erasure Code and Recovery

Here is a code sample that will help you get started in reducing your storage application's latency with Intel ISA-L erasure coding, using Reed Solomon error correction.
Authored by Thai Le (Intel) Last updated on 04/26/2017 - 15:28
For more complete information about compiler optimizations, see our Optimization Notice.