Article

Intel® Xeon® Processor E7 v3 Product Family

Authored by Nguyen, Khang T (Intel) Last updated on 07/06/2019 - 16:40
Article

Usage Models for Cache Allocation Technology in the Intel® Xeon® Processor E5 v4 Family

A number of usage models are possible given the flexible interfaces provided by the Cache Allocation Technology (CAT) feature, including prioritization of important applications and isolation of applications to reduce interference.
Authored by Nguyen, Khang T (Intel) Last updated on 07/06/2019 - 16:40
Article

Software Enabling for Cache Allocation Technology in the Intel® Xeon® Processor E5 v4 Family

This article provides a snapshot of some of the software-enabling collateral available for the Cache Allocation Technology (CAT) feature.
Authored by Nguyen, Khang T (Intel) Last updated on 07/06/2019 - 16:40
Article

Proof Points: Memory Bandwidth Monitoring in the Intel® Xeon® Processor E5 v4 Family

This article provides a number of Memory Bandwidth Monitoring (MBM) example proof points and discussion fitting with the usage models described in previous articles.
Authored by Nguyen, Khang T (Intel) Last updated on 07/06/2019 - 16:40
Article

Software Enabling for Memory Bandwidth Monitoring in the Intel® Xeon® Processor E5 v4 Family

This article describes software support available for the Memory Bandwidth Monitoring (MBM) feature. Prior blogs in this series have included an overview of the MBM feature and architecture and usage models, and detailed examples of proof points.
Authored by Nguyen, Khang T (Intel) Last updated on 07/06/2019 - 16:40
Blog post

China Railway Corporation is Named Finalist for the SUPERUSER Award

The adoption of OpenStack* marked the first time China Railway has fully embraced open source technology.
Authored by Travis Broughton (Intel) Last updated on 08/01/2019 - 11:41