Filters

50 Matching Results
Article

AES-GCM Encryption Performance on Intel® Xeon® E5 v3 Processors

This case study examines the architectural improvements made to the Intel® Xeon® E5 v3 processor family in order to improve the performance of the Galois/Counter Mode of AES block encryption.

Authored by John Mechalas (Intel) Last updated on 04/01/2015 - 11:54
Blog post

Coarse-grained locks and Transactional Synchronization explained

Coarse-grained locks, and the importance of transactions, are key concepts that motivate why Intel Transactional Synchronization Extensions (TSX) is useful.  I’ll do my best to explain them in this

Authored by James Reinders (Intel) Last updated on 10/31/2014 - 15:46
Blog post

Transactional Synchronization in Haswell

We have released details of Intel® Transactional Synchronization Extensions (TSX) for the future multicore processor code-named “Haswell”.

Authored by James Reinders (Intel) Last updated on 06/28/2013 - 16:29
Article

Intel® Processor Graphics

Intel® Processor Graphics is updated in distinct generations. This page discusses Intel® Processor Graphics in detail, has the latest Intel Graphics Developer's Guide, along with previous generations of Intel Graphics Developer's Guides.
Authored by admin Last updated on 03/30/2015 - 12:12
Article

Tuning Guides and Performance Analysis Papers

Intel® VTune™ Amplifier XE Tuning Guides
Authored by MrAnderson (Intel) Last updated on 03/09/2015 - 12:24
Article

Intel® AVX2 optimization in Intel® MKL

The specific optimization and general support for the latest Intel® AVX2 instructions have been added in the Intel MKL v11.0. This article lists the specific functions that are optimized for Intel AVX2.
Authored by Naveen Gv (Intel) Last updated on 10/31/2014 - 15:52
Blog post

A Future Without Cords: Wireless Charging

Imagine this scenario: you walk into the airport lounge, waiting for a flight that is now delayed by three hours.

Authored by Wendy Boswell (Intel) Last updated on 09/06/2013 - 18:26
Blog post

Write your first program with Haswell new instructions

It has been almost a year since the Haswell new instructions have been announced b

Authored by Thomas Willhalm (Intel) Last updated on 08/02/2013 - 12:33
Blog post

Exploring Intel® Transactional Synchronization Extensions with Intel® Software Development Emulator

Intel® Transactional Synchronization Extensions (Intel® TSX) is perhaps one of the most non-trivial extensions of instruction set architecture introduced in the 4th generation Intel® Cor

Authored by Roman Dementiev (Intel) Last updated on 01/29/2014 - 06:09
Blog post

GDC 2013: Perceptual Computing, HTML5, Havok, and More

The world’s largest game developer conference is officially over, and what a week it was!

Authored by Wendy Boswell (Intel) Last updated on 09/06/2013 - 18:26
For more complete information about compiler optimizations, see our Optimization Notice.