Article

Intel® Xeon® Processor E5-2600/4600 Product Family Technical Overview

The Intel® Xeon® processor E5-2600/4600 product family is based on Sandy Bridge EP microarchitecture which is an evolution of the Nehalem EP microarchitecture.

Authored by Kathy F. (Intel) Last updated on 06/07/2017 - 10:44
Article

Understanding MPI Load Imbalance with Intel®Trace Analyzer and Collector

Download Article
Authored by Scott McMillan (Intel) Last updated on 06/07/2017 - 12:03
Article
Article

Intel® Cache Acceleration Software: A Primer

By copying frequently accessed enterprise data onto fast Intel® Solid State Drives, Intel® Cache Acceleration Software (Intel® CAS) delivers striking increases in workload I/O performance: for

Authored by Belinda Liviero (Intel) Last updated on 06/07/2017 - 10:36
Article

Quantum ESPRESSO* for Intel® Xeon Phi™ Coprocessor

Authored by admin Last updated on 06/07/2017 - 10:36
Article

Intel® Xeon® E5-2600 v3 Product Family

Authored by Belinda Liviero (Intel) Last updated on 06/07/2017 - 10:30
Article

Webcast - Accelerating Hadoop* Performance on Intel® Architecture Based Platforms

This webcast (from IDF 2014) covers technical details and best known methods (BKMs) for optimizing big data clusters and Hadoop* workloads on Intel® Xeon® processor E5 v3 based platforms.

Authored by Mike P. (Intel) Last updated on 06/07/2017 - 11:57
Article

Reliability, Availability and Serviceability Integration and Validation Guide for the Intel® Xeon® Processor E7- v3 Family - Memory Address Range Mirroring

The document provides the Memory Address Range Mirroring RAS feature’s software (BIOS/firmware, OS) and hardware integration and validation methodologies which

Authored by Nguyen, Khang T (Intel) Last updated on 06/07/2017 - 10:33
Article

RAS Integration and Validation Guide for the Intel® Xeon® Processor E7- v3 Family - Error Reporting Through EMCA2

The document provides Enhanced Machine Check Architecture Gen 2 (EMCA2) RAS feature’s software (BIOS/Firmware, OS) and hardware integration guidance and validat

Authored by Nguyen, Khang T (Intel) Last updated on 06/07/2017 - 10:37
For more complete information about compiler optimizations, see our Optimization Notice.