Article

What public disclosures has Intel made about Knights Landing?

Knights Landing is the codename for Intel's 2nd generation Intel® Xeon Phi™ Product Family, which will deliver massive thread parallelism, data parallelism and memory bandwidth – with improved single-thread performance and Intel® Xeon® processor binary-compatibility in a standard CPU form factor.
Authored by Eric Gardner (Intel) Last updated on 01/20/2016 - 14:13
Article

pyMIC: A Python Offload Module for the Intel(R) Xeon Phi(TM) Coprocessor

Python has gained a lot of attention by the high performance computing community as an easy-to-use, elegant scripting language for rapid prototyping and development of flexible software.

Authored by admin Last updated on 11/02/2015 - 15:44
Article

Debugging Intel® Xeon Phi™ Applications on Linux* Host

Contents Introduction Debug Solution for Intel® MIC
Authored by Georg Zitzlsberger (Intel) Last updated on 09/28/2015 - 15:25
Article

Debugging Intel® Xeon Phi™ Applications on Windows* Host

Contents Introduction Debug Solution for Intel® MIC
Authored by Georg Zitzlsberger (Intel) Last updated on 08/25/2015 - 10:26
Blog post

The Scalable Heterogeneous Computing Benchmark Suite (SHOC) for Intel® Xeon Phi™

The Scalable Heterogeneous Computing Benchmark Suite (SHOC https://github.com/vetter/shoc-mic#readme

Authored by md-rezaur-rahman (Intel) Last updated on 07/21/2015 - 18:01
Article

BLAST for the Intel® Xeon Phi™ Coprocessor

Purpose
Authored by ALBERT G. (Intel) Last updated on 02/05/2015 - 12:50
Article

HBM for the Intel® Xeon Phi™ Coprocessor

Purpose
Authored by Karthik Raman (Intel) Last updated on 10/07/2014 - 13:47
Article

GROMACS for Intel® Xeon Phi™ Coprocessor

Authored by Mikhail Plotnikov (Intel) Last updated on 08/28/2014 - 08:18
Article

Monte Carlo European Option with Pre-generated Random Numbers for Intel® Xeon Phi™ Coprocessor

Download Available under the Intel Sample Sourc

Authored by shuo-li (Intel) Last updated on 07/09/2014 - 11:19
For more complete information about compiler optimizations, see our Optimization Notice.