Article

Intel® Compiler Options for Intel® SSE and Intel® AVX generation (SSE2, SSE3, SSSE3, ATOM_SSSE3, SSE4.1, SSE4.2, ATOM_SSE4.2, AVX, AVX2, AVX-512) and processor-specific optimizations

Explains which Intel® Compiler switches to use to target and optimize for a specific platform, microarchitecture, CPU or processor.
Authored by Martyn Corden (Intel) Last updated on 07/13/2016 - 11:49
Article

Improving the Performance of the Secure Hash Algorithm (SHA-1)

Improving the performance of the Secure Hash Algorithm (SHA-1) with Intel® Supplemental SSE3 instructions.

Introduction

Authored by Max Locktyukhin (Intel) Last updated on 04/28/2016 - 14:08
Article

Improving the Performance of the Secure Hash Algorithm (SHA-1)

Fast Secure Hash Algorithm (SHA-1) implementation for Intel Architecture.
Authored by Max Locktyukhin (Intel) Last updated on 07/01/2013 - 13:26
For more complete information about compiler optimizations, see our Optimization Notice.