8 Matching Results
Article

Courseware - Algorithmic Problem Solving

Problem-solving strategies The role of algorithms in the problem-solving process Implementation strategies for algorithms Debugging strategies
Authored by admin Last updated on 03/02/2015 - 10:16
Blog post

Coarse-grained locks and Transactional Synchronization explained

Coarse-grained locks, and the importance of transactions, are key concepts that motivate why Intel Transactional Synchronization Extensions (TSX) is useful.  I’ll do my best to explain them in this

Authored by James Reinders (Intel) Last updated on 10/31/2014 - 15:46
Blog post

Transactional Memory Support: the speculative_spin_rw_mutex (Community Preview Feature)

In a previous post I discussed the Intel® Tra

Authored by Christopher Huson (Intel) Last updated on 03/07/2014 - 11:13
Blog post

Transactional memory support: the speculative_spin_mutex

Intel recently released the 4th Generation Intel® Core™ processors, which have Intel® Transaction

Authored by Christopher Huson (Intel) Last updated on 10/17/2013 - 09:53
Blog post

Fun with Intel® Transactional Synchronization Extensions

By now, many of you have heard of Intel® Transactional Synchronization Extensions (Intel® TSX).

Authored by Wooyoung Kim (Intel) Last updated on 09/06/2013 - 18:26
Blog post

Software support for Transactional Memory

Last week I attended Intel's annual Software Enabling Summit in Anaheim.

Authored by David Stewart (Intel) Last updated on 08/02/2013 - 15:23
Blog post

Transactional Synchronization in Haswell

We have released details of Intel® Transactional Synchronization Extensions (TSX) for the future multicore processor code-named “Haswell”.

Authored by James Reinders (Intel) Last updated on 06/28/2013 - 16:29
Courseware

Brief Introduction to Software Transactional Memory (Intel)

In this module, rationale of TM will first be introduced, followed by an explanation of key concept of operating principles.

Authored by 0 Last updated on 08/01/2012 - 15:37
For more complete information about compiler optimizations, see our Optimization Notice.