Filters

Article

How to manually target different Intel® Core™ processors, Intel® Xeon® processors and Intel® Xeon Phi™ processors

Manual cpu dispatch may be used to write code that will be executed only on Intel processors such as 2nd generation Intel® Core™ processors (formerly code named “Sandy Bridge”) and 3rd generation Intel® Core™ processors (formerly code named "Ivy Bridge") with support for Intel® Advanced Vector Extensions, or 4th generation Intel® Core™ processors (formerly code named "Haswell"), 5th generation...
Authored by Martyn Corden (Intel) Last updated on 03/21/2019 - 12:40
Blog post

Exploring Intel® Transactional Synchronization Extensions with Intel® Software Development Emulator

Intel® Transactional Synchronization Extensions (Intel® TSX) is perhaps one of the most non-trivial extensions of instruction set architecture introduced in the 4th generation Intel® Cor

Authored by Roman Dementiev (Intel) Last updated on 03/21/2019 - 12:00
Blog post

Intel® Transactional Synchronization Extensions (Intel® TSX) profiling with Linux perf

Intel® TSX exposes a speculative execution mode to the programmer to improve locking performance.. Tuning speculation requires heavily on a PMU profiler.

Authored by Andreas Kleen (Intel) Last updated on 12/12/2018 - 18:00
Blog post

Using HLE and RTM with older compilers with tsx-tools

To use HLE/RTM to improve lock scalability the lock library needs to be enabled.

Authored by Andreas Kleen (Intel) Last updated on 06/14/2017 - 13:26
Blog post

Web Resources about Intel® Transactional Synchronization Extensions

Short URL for this page: www.intel.com/software/tsx

Authored by Roman Dementiev (Intel) Last updated on 12/12/2018 - 18:00
Blog post

Monitoring Intel® Transactional Synchronization Extensions with Intel® PCM

After applying a new technology (a new processor, a hardware accelerator, a new instruction, etc) besides measuring the immediate performance delta one requires a method to verify that this technol

Authored by Roman Dementiev (Intel) Last updated on 01/03/2019 - 11:15
Blog post

TSX fallback paths

The need for fallback paths
Authored by Andreas Kleen (Intel) Last updated on 06/14/2017 - 13:26
Blog post

Fun with Intel® Transactional Synchronization Extensions

By now, many of you have heard of Intel® Transactional Synchronization Extensions (Intel® TSX).

Authored by Last updated on 12/12/2018 - 18:00
Blog post

Transactional memory support: the speculative_spin_mutex

Intel recently released the 4th Generation Intel® Core™ processors, which have Intel® Transaction

Authored by Last updated on 05/28/2018 - 18:30