Coarse-grained locks, and the importance of transactions, are key concepts that motivate why Intel Transactional Synchronization Extensions (TSX) is useful. I’ll do my best to explain them in this
Intel has released details of Intel® Transactional Synchronization Extensions (Intel® TSX) for the future multicore processor code-named “Haswell”.
How to manually target different Intel® Core™ processors, Intel® Xeon® processors and Intel® Xeon Phi™ processorsManual cpu dispatch may be used to write code that will be executed only on Intel processors such as 2nd generation Intel® Core™ processors (formerly code named “Sandy Bridge”) and 3rd generation Intel® Core™ processors (formerly code named "Ivy Bridge") with support for Intel® Advanced Vector Extensions, or 4th generation Intel® Core™ processors (formerly code named "Haswell"), 5th generation...
Intel® TSX exposes a speculative execution mode to the programmer to improve locking performance.. Tuning speculation requires heavily on a PMU profiler.
To use HLE/RTM to improve lock scalability the lock library needs to be enabled.
Short URL for this page: www.intel.com/software/tsx
In a previous post I discussed the Intel® Tra
Lock elision is a new way to scale programs. It requires following some rules for correctness and good performance.
Note: Video portion will load in about 1 minute, audio will start immediately